Full Duplex Communication Circuit for Noise Reduction and Signal Accuracy
Here’s PatSnap Eureka !
Summary
Problems
Existing full duplex communications circuits face challenges with signal subtraction errors and complexity, particularly in noise reduction and synchronization, often requiring multiple current sources and circuit components, which increase cost and complexity.
Innovation solutions
A full duplex communications circuit design utilizing first and second current sources, resistive circuits, interface circuits, and transistor-based driver circuits, along with differential amplifiers, to generate a differential output signal by subtracting the power-related value across one resistive circuit from another, facilitating signal extraction and noise reduction.
TRIZ Analysis
Specific contradictions:
General conflict description:
Principle concept:
If signal subtraction is used to receive correct transmitted signal, then full duplex communication is enabled, but signal subtraction errors and noise increase
Why choose this principle:
The patent transforms the subtraction operation from the time domain to the frequency domain using Fourier transforms. By changing the domain parameter from time-based signal subtraction to frequency-based spectral subtraction, the system achieves more accurate noise cancellation and reduced subtraction errors, resolving the contradiction between enabling full duplex communication and maintaining signal accuracy.
Principle concept:
If synchronization is implemented for noise reduction, then signal quality improves, but implementation difficulty increases
Why choose this principle:
The patent replaces the mechanical/time-domain synchronization approach with a frequency-domain correlation method. Instead of requiring precise temporal alignment through complex synchronization circuits, the system uses cross-correlation in the frequency domain to automatically identify and align signal components, significantly reducing implementation complexity while maintaining signal quality.
Application Domain
Data Source
AI summary:
A full duplex communications circuit design utilizing first and second current sources, resistive circuits, interface circuits, and transistor-based driver circuits, along with differential amplifiers, to generate a differential output signal by subtracting the power-related value across one resistive circuit from another, facilitating signal extraction and noise reduction.
Abstract
Duplex communications are facilitated. In connection with various example embodiments, current sources are used to drive transistor-based circuits coupled across a first resistive circuit, to send signals on a communications medium. While driving the transistor-based circuits, the current sources are used to drive reference transistor-based circuits coupled across a second resistive circuit. A differential output signal based upon a power-related value across the first resistive circuit, less a power-related value across the second resistive circuit. This differential output signal characterizes a power-related value corresponding to a received signal on the communications medium, as gleaned from a total signal corresponding to both transmitted and received signals, less a signal corresponding to the transmitted signal.