Unlock AI-driven, actionable R&D insights for your next breakthrough.

Liquid Crystal Display Glass Substrate: Comprehensive Analysis Of Material Properties, Manufacturing Technologies, And Advanced Applications

APR 3, 202665 MINS READ

Want An AI Powered Material Expert?
Here's PatSnap Eureka Materials!
Liquid crystal display glass substrate serves as the foundational component in modern flat-panel display technologies, providing mechanical support, optical transparency, and dimensional stability for thin-film transistor arrays, color filter layers, and liquid crystal alignment structures. This critical material must satisfy stringent requirements including ultra-flat surface morphology (amplitude <18 nm for periods <20 mm), controlled optical transmission characteristics (≥90% at 400–800 nm wavelength), thermal stability during high-temperature processing (>600°C), and chemical durability against etching solutions and sealants used in panel assembly.
Want to know more material grades? Try PatSnap Eureka Material.

Material Composition And Structural Characteristics Of Liquid Crystal Display Glass Substrate

Liquid crystal display glass substrates are predominantly manufactured from alkali-free aluminosilicate glass compositions optimized for dimensional stability, thermal expansion matching with thin-film layers, and optical clarity 815. The base glass matrix typically contains SiO₂ (55–70 wt%), Al₂O₃ (10–20 wt%), B₂O₃ (5–15 wt%), and alkaline earth oxides (CaO, MgO, BaO totaling 5–15 wt%) with stringent control of alkali metal content (Na₂O + K₂O <0.5 wt%) to prevent ion migration into active device layers 8.

The iron content and oxidation state critically influence ultraviolet transmission properties required for photolithography processes. Patent 8 specifies that trivalent ferric ions (Fe³⁺) should constitute 0.008–0.050 mass% as Fe₂O₃ equivalent, with the Fe³⁺/total Fe ratio maintained ≥85 mass% to achieve transmittance of 10–70% at 300 nm, ≥80% at 365 nm, and ≥90% at 400–800 nm for substrate thickness of 0.3–1.1 mm 8. This controlled iron chemistry prevents pixel destruction and liquid crystal degradation during UV exposure in TFT-CF lamination and sealing processes 8.

Key compositional requirements include:

  • Thermal expansion coefficient (TEC) matching: 32–38 × 10⁻⁷/°C to minimize stress with indium tin oxide (ITO) electrodes and silicon nitride passivation layers during thermal cycling 1115
  • Strain point >600°C and annealing point >650°C to withstand chemical vapor deposition (CVD) and plasma-enhanced CVD (PECVD) processing without deformation 1116
  • Young's modulus 70–75 GPa and density 2.4–2.5 g/cm³ providing mechanical rigidity while enabling thickness reduction to 0.3–0.7 mm for flexible display applications 1115

The surface morphology of float glass substrates exhibits characteristic undulations perpendicular to the flow direction with stripe patterns parallel to the manufacturing direction 15. Patent 15 establishes that for cutoff wavelengths of 0.8–8 mm, amplitude A must be ≤2 μm, and for periods D ≤20 mm, amplitude A should be ≥18 nm to eliminate display unevenness (mura defects) after cell assembly 15. These specifications ensure optical uniformity in surface reflection critical for high-resolution displays 15.

Manufacturing Processes And Quality Control For Liquid Crystal Display Glass Substrate

Float Glass Production And Post-Processing

The predominant manufacturing route employs the float glass process where molten glass is continuously cast onto a molten tin bath, producing substrates with inherent flatness and parallel surfaces 15. The tin-contact surface (bottom) exhibits different chemical properties than the atmospheric surface (top), necessitating surface treatment protocols 15. Critical process parameters include:

  • Forming temperature: 1050–1100°C with controlled cooling rate (2–5°C/min) through the annealing lehr to minimize residual stress 15
  • Thickness control: ±10 μm tolerance across substrate area achieved through edge director positioning and tin bath depth regulation 15
  • Surface quality: Defect density <0.1 defects/m² for particles >50 μm diameter, with scratch depth <5 μm 15

Post-float processing includes chemical strengthening via ion exchange (K⁺ for Na⁺ substitution at 400–450°C for 4–8 hours) to increase surface compressive stress to 600–800 MPa, enabling thickness reduction to 0.3–0.5 mm without compromising mechanical reliability 1115. Patent 11 describes an alternative approach using flexible substrates incorporating one or multiple SiO₂ films formed via spin-on-glass (SOG) technology from silanol compounds containing alkyl groups, cured at 200–350°C to provide visible light transmission while maintaining flexibility 11.

Surface Preparation And Cleaning Protocols

Prior to thin-film deposition, substrates undergo multi-stage cleaning to remove organic contaminants, particles, and ionic residues 1315. The standard cleaning sequence comprises:

  1. Alkaline detergent wash (pH 10–12, 40–60°C, 5–10 min) with ultrasonic agitation (40 kHz) to remove organic films and particles 13
  2. Deionized water rinse (resistivity >15 MΩ·cm) with overflow rinsing to eliminate detergent residues 13
  3. Acid treatment (0.1–1% HF or HCl, 25°C, 1–3 min) to etch surface alkali and improve wettability 13
  4. Final deionized water rinse and spin-dry or IPA vapor dry to prevent water spot formation 13

Surface hydrophilicity is verified by contact angle measurement (<10° for deionized water) and particle contamination assessed by laser scattering inspection (detection limit 0.2 μm) 1315. The cleaned substrate surface energy should exceed 60 mN/m to ensure adhesion of subsequent thin-film layers 13.

Dimensional Stability And Thermal Management

Liquid crystal display glass substrates must maintain dimensional stability within ±5 ppm across the temperature range -40°C to +120°C encountered during manufacturing and operation 1415. Thermal shock resistance is quantified by the maximum temperature differential (ΔT) the substrate can withstand without fracture, typically >100°C for chemically strengthened glass 15.

Patent 4 addresses edge recess formation in planarizing layers near substrate edges to accommodate thermal expansion mismatch and prevent sealant delamination 4. The recess depth of 0.5–2.0 μm and width of 50–200 μm provides stress relief during temperature cycling while maintaining hermeticity of the liquid crystal cell 4. This design prevents liquid crystal contamination and maintains cell gap uniformity (±0.5 μm tolerance) across the display area 412.

Optical Properties And Light Transmission Characteristics

Wavelength-Dependent Transmittance Requirements

The optical transmission spectrum of liquid crystal display glass substrate must satisfy distinct requirements across ultraviolet, visible, and near-infrared regions to enable photolithography processing while maximizing display brightness 814. Patent 8 establishes quantitative transmittance criteria:

  • UV region (300 nm): 10–70% transmission enables photoresist exposure for TFT patterning while limiting liquid crystal photodegradation during prolonged UV exposure in manufacturing 8
  • Near-UV region (365 nm): ≥80% transmission optimizes i-line photolithography efficiency for sub-5 μm feature resolution in gate and source-drain electrode patterning 8
  • Visible region (400–800 nm): ≥90% transmission maximizes backlight utilization efficiency, directly impacting display brightness and power consumption 8

The controlled iron chemistry (Fe³⁺/total Fe ≥85%) minimizes absorption in the visible spectrum while providing sufficient UV attenuation to protect liquid crystal materials from photochemical degradation during the 50,000+ hour operational lifetime 8. Alternative approaches employ cerium oxide (CeO₂) additions (0.1–0.5 wt%) to shift UV absorption edge to shorter wavelengths while maintaining visible transparency 8.

Optical Anisotropy And Retardation Control

For vertical alignment (VA) mode and in-plane switching (IPS) mode liquid crystal displays, substrate-integrated optical compensation layers are employed to optimize viewing angle characteristics 5914. Patent 5 describes a substrate architecture incorporating:

  • Positive uniaxial optically anisotropic layer: Optical axis oriented in-plane with front retardation Re = 50–150 nm at 550 nm wavelength, compensating liquid crystal off-axis phase shift 59
  • Negative uniaxial optically anisotropic layer: Optical axis perpendicular to substrate surface with thickness-direction retardation Rth = 100–300 nm, improving contrast ratio at oblique viewing angles 59

These compensation layers are positioned between the glass substrate and color filter layer, with patterned regions corresponding to red, green, and blue color filters to optimize wavelength-dependent retardation 14. Patent 14 specifies the relationship |Re(R) - Re(G)| < |Re(G) - Re(B)| to balance color viewing angle uniformity, where Re(R), Re(G), and Re(B) represent front retardations for red, green, and blue regions respectively 14.

The maleimide-based resin layer described in Patent 16 provides controlled out-of-plane retardation Rth while maintaining heat resistance >250°C and transparency >90% at 400–700 nm 16. The N-substituted maleimide residue structure enables thermal stability during ITO annealing (200–230°C) and color filter curing (220–240°C) processes 16.

Thin-Film Device Integration And Substrate Architecture

Thin-Film Transistor Array Substrate Configuration

The array substrate (TFT substrate) incorporates multiple functional layers deposited and patterned on the glass substrate to form switching elements, electrodes, and interconnects 23613. The typical layer stack from substrate surface comprises:

  1. Gate metal layer: Molybdenum-tungsten alloy (MoW) or aluminum-neodymium alloy (AlNd) with thickness 150–300 nm and sheet resistance 0.3–0.8 Ω/□, patterned to form gate electrodes and gate bus lines 613
  2. Gate insulator: Silicon nitride (SiNₓ) deposited by PECVD at 300–350°C with thickness 300–400 nm and dielectric constant 6.5–7.5, providing gate-channel isolation 313
  3. Active semiconductor layer: Amorphous silicon (a-Si:H) or low-temperature polysilicon (LTPS) with thickness 30–100 nm, defining TFT channel region 13
  4. Source-drain metal layer: Molybdenum (Mo) or titanium-aluminum-titanium (Ti/Al/Ti) trilayer with total thickness 200–400 nm, forming source-drain electrodes and data bus lines 613
  5. Passivation layer: Silicon nitride or silicon oxide (SiOₓ) with thickness 200–400 nm, protecting TFT structures from moisture and contamination 213
  6. Planarization layer: Organic resin (polyimide or acrylic) with thickness 1–3 μm, providing flat surface for pixel electrode formation 413
  7. Pixel electrode: Indium tin oxide (ITO) with thickness 50–150 nm and sheet resistance 10–30 Ω/□, applying electric field to liquid crystal layer 23

Patent 6 describes a CF-on-TFT structure where color filter layers are formed directly on the array substrate, eliminating the separate color filter substrate and enabling simplified manufacturing 6. The first terminal electrode connects to gate bus lines while the second terminal electrode, formed from pixel electrode material directly on glass substrate, provides external circuit connection 6. This architecture reduces parasitic capacitance and improves aperture ratio by 15–25% compared to conventional dual-substrate designs 6.

Color Filter Substrate Architecture And Materials

The color filter substrate incorporates light-shielding, color-selective, and electrode layers to define pixel structure and control light transmission 24710. Patent 2 specifies a substrate architecture comprising:

  • Light-shielding film (black matrix): Resin containing metal particles with silver-tin alloy composition, providing optical density >3.5 at 400–700 nm and thickness 1.0–2.0 μm 2. The silver-tin alloy particles (particle size 10–50 nm, concentration 30–50 wt%) offer superior light-shielding compared to carbon black while maintaining photolithographic patternability 2
  • Color filter layer: Pigment-dispersed photoresist with thickness 1.5–2.5 μm for each color (red, green, blue), providing color purity with chromaticity coordinates within ±0.02 of target values 2410
  • Photospacer: Photosensitive resin pillars with height 3–5 μm and diameter 10–20 μm, maintaining cell gap uniformity across display area 212. Patent 2 specifies photospacer formation on light-shielding film or at overlapping regions of light-shielding film and color filter to minimize impact on aperture ratio 2
  • Transparent electrode: ITO film with thickness 100–200 nm, serving as common electrode for applying uniform electric field across liquid crystal layer 710

Patent 7 describes a lateral electric field mode substrate where transparent electrodes are positioned on both surfaces of the glass substrate with openings aligned to create in-plane electric field distribution 7. This configuration enables liquid crystal display manufacturing via the one-drop-fill (ODF) method where liquid crystal material is dispensed onto one substrate before bonding, reducing manufacturing cycle time by 40–60% compared to vacuum injection methods 7.

Spacer Technologies And Cell Gap Control

Maintaining uniform cell gap (liquid crystal layer thickness) across the display area is critical for optical uniformity and response time consistency 1217. Patent 12 specifies that resin spacer structures should occupy ≥90% of the total organic material volume in the cell gap sustaining structure to minimize liquid crystal contamination from spacer material outgassing 12. The resin spacer composition comprises:

  • Base resin: Acrylic or epoxy polymer with glass transition temperature >150°C and elastic modulus 2–5 GPa at 25°C 1217
  • Filler particles: Silica or alumina particles (particle size 0.5–2.0 μm, concentration 5–20 wt%) to control compressive modulus and prevent spacer deformation under assembly pressure 12
  • Photosensitizer: Photoinitiator (2–5 wt%) enabling photolithographic patterning with resolution <5 μm 17

Patent 17 describes a stepped spacer structure formed via single photolithographic process, where a spacer definition layer creates a first step and the spacer material conforms to this profile, forming a second step 17. This dual-step geometry (step heights 1.5–2.5 μm and 3.0–4.0 μm) reduces mura defects caused by gravity, contact pressure, or uneven cell gap by providing progressive load distribution 17. The stepped spacer design decreases mura defect probability by 60–80% compared to conventional cylindrical spacers 17.

Applications Of Liquid Crystal Display Glass Substrate In Display Technologies

High-Resolution Desktop And Notebook Displays

Liquid crystal display glass substrates enable active matrix displays ranging from XGA (1024×768 pixels) to UXGA (1600×1200 pixels) resolution with diagonal sizes 15–23 inches for desktop computing applications 13. The substrate must support TFT switching elements with channel length <5 μm and gate-source overlap capacitance <0.1 fF to achieve pixel response time <16 ms required for 60 Hz refresh rate 13.

Patent 13 describes substrate architecture for normally white mode TN (twisted nematic) displays where TFTs, pixel electrodes, and alignment film are formed on one substrate while common electrode, color filter layers, and alignment film are formed on the opposing substrate 13. The wrinkled resin layer technique creates reflective electrodes with controlled surface roughness (Ra = 50–200 nm) to enhance ambient light reflection in transflective display modes, improving outdoor readability by 2–3× compared to transmissive-only designs 13.

For notebook computer applications requiring substrate thickness <0.5 mm to minimize weight and enable slim form factors, Patent 11 describes flexible substrate technology incorporating spin-on-glass (SOG) films 11. The SOG-based flexible substrate maintains visible light transm

OrgApplication ScenariosProduct/ProjectTechnical Outcomes
NIPPON ELECTRIC GLASS CO LTDPhotolithography processing for thin-film transistor patterning and liquid crystal display panel manufacturing requiring UV transmission control and long-term liquid crystal material protection.LCD Glass Substrate with Controlled Iron ChemistryControlled Fe³⁺ content (0.008-0.050 mass% as Fe₂O₃) with Fe³⁺/total Fe ratio ≥85% achieves transmittance of 10-70% at 300nm, ≥80% at 365nm, and ≥90% at 400-800nm, preventing pixel destruction and liquid crystal degradation during UV exposure in TFT-CF lamination processes.
SHARP CORPHigh-resolution active matrix liquid crystal displays requiring simplified manufacturing process and improved optical efficiency for desktop and notebook computer applications.CF-on-TFT Substrate ArchitectureColor filter formed directly on array substrate eliminates separate color filter substrate, reduces parasitic capacitance, and improves aperture ratio by 15-25% compared to conventional dual-substrate designs with simplified photolithography process.
FUJIFILM CORPORATIONVertical alignment and in-plane switching mode liquid crystal displays requiring wide viewing angle performance and optimized color uniformity across different viewing directions.VA-Mode Optical Compensation SubstrateIntegrated positive uniaxial optically anisotropic layer (Re=50-150nm) and negative uniaxial layer (Rth=100-300nm) between substrate and color filter provide excellent contrast-viewing angle characteristics for vertical alignment mode displays.
SHARP KABUSHIKI KAISHALiquid crystal display panel assembly requiring precise cell gap uniformity (±0.5 μm tolerance) for optical uniformity and consistent response time across display area.Resin Spacer Cell Gap Control SystemResin spacer structures occupying ≥90% of total organic material volume with controlled elastic modulus (2-5 GPa) and filler particles (0.5-2.0 μm, 5-20 wt%) maintain uniform cell gap and minimize liquid crystal contamination from outgassing.
HANNSTAR DISPLAY CORPLiquid crystal display manufacturing requiring defect reduction in cell assembly under gravity, contact pressure, and uneven cell gap conditions.Stepped Spacer StructureDual-step spacer geometry (step heights 1.5-2.5 μm and 3.0-4.0 μm) formed via single photolithographic process reduces mura defect probability by 60-80% through progressive load distribution compared to conventional cylindrical spacers.
Reference
  • Display device
    PatentInactiveJP2013140190A
    View detail
  • Substrate for liquid crystal display device, liquid crystal display element, and liquid crystal display device
    PatentInactiveUS7804563B2
    View detail
  • Liquid crystal display device and fabrication method of a conductive substrate
    PatentActiveUS20160054617A1
    View detail
If you want to get more related content, you can try Eureka.

Discover Patsnap Eureka Materials: AI Agents Built for Materials Research & Innovation

From alloy design and polymer analysis to structure search and synthesis pathways, Patsnap Eureka Materials empowers you to explore, model, and validate material technologies faster than ever—powered by real-time data, expert-level insights, and patent-backed intelligence.

Discover Patsnap Eureka today and turn complex materials research into clear, data-driven innovation!

Group 1912057372 (1).pngFrame 1912060467.png