Unlock AI-driven, actionable R&D insights for your next breakthrough.

Ultra Smooth Glass Substrate: Advanced Manufacturing, Surface Engineering, And Applications In High-Precision Display And Lithography Technologies

APR 3, 202655 MINS READ

Want An AI Powered Material Expert?
Here's PatSnap Eureka Materials!
Ultra smooth glass substrates represent a critical enabling technology for next-generation display panels, extreme ultraviolet lithography (EUVL) photomasks, and flexible electronics, where surface roughness below 0.15 nm RMS and flatness tolerances under 0.05 µm PV are mandatory 3,6. These substrates—ranging from ultra-thin configurations (0.1–0.4 mm) to precision-polished quartz blanks—demand integrated approaches combining fusion drawing, chemical-mechanical polishing (CMP), and chemical tempering to achieve defect-free surfaces suitable for direct thin-film transistor (TFT) deposition without intermediate grinding 1,9. This article examines the materials science, process optimization, and application-specific performance criteria that define state-of-the-art ultra smooth glass substrates for R&D professionals targeting sub-nanometer surface control and high-throughput manufacturing scalability.
Want to know more material grades? Try PatSnap Eureka Material.

Molecular Composition And Structural Characteristics Of Ultra Smooth Glass Substrates

Ultra smooth glass substrates are predominantly silica-based (SiO₂ > 96 wt%) with controlled dopant additions to tailor thermal expansion, chemical durability, and polishing response 4,6. For EUVL mask blanks, TiO₂-doped synthetic quartz glass is preferred due to its ultra-low coefficient of thermal expansion (CTE < 0.05 ppm/K at 20–100°C), which minimizes pattern distortion during exposure 4,7. The dopant concentration distribution directly influences local polishing rates: regions with higher TiO₂ content (typically 5–8 wt%) exhibit 10–15% faster material removal under colloidal silica slurries, necessitating site-specific process compensation 4,6. Alkali-free aluminosilicate compositions (e.g., Corning Eagle XG) dominate active-matrix LCD applications, offering Na₂O + K₂O < 0.1 wt% to prevent ion migration into TFT layers while maintaining a softening point near 950°C for fusion forming 1,9. The glass network structure critically determines surface smoothness achievability. Fully polymerized silica networks with minimal non-bridging oxygen (NBO < 1%) enable atomic-scale material removal during final polishing, as the absence of phase-separated regions eliminates micro-roughness sources 3,8. X-ray photoelectron spectroscopy (XPS) depth profiling confirms that optimally processed surfaces exhibit Si–O–Si bond angles within 144 ± 2°, consistent with strain-free tetrahedral coordination 6. For ultra-thin substrates (50–100 µm), residual stress management is paramount: ion-exchange tempering introduces compressive surface stress (CS) of 600–900 MPa to depths of 15–25 µm, increasing flexural strength from ~50 MPa to >400 MPa and enabling <2 mm bending radii in foldable displays 2,11. Key compositional specifications include:

  • SiO₂ purity: ≥99.95% for EUVL substrates to minimize EUV absorption 3,7
  • OH content: 800–1200 ppm in synthetic quartz to balance polishing rate and laser damage threshold 4
  • Transition metal impurities: Fe + Cr + Ni < 0.5 ppm to prevent localized etching defects 6
  • Fictive temperature: 1050–1150°C (controlled via annealing) to optimize density homogeneity and refractive index uniformity (Δn < 5×10⁻⁶) 7

Advanced Manufacturing Processes For Ultra Smooth Glass Substrates: Fusion Forming, Precision Polishing, And Chemical Strengthening

Fusion Draw Process For Ultra-Thin Substrates With Inherent Smoothness

The fusion downdraw method produces ultra-thin glass (0.1–0.7 mm) with as-formed surface roughness of 0.3–0.5 nm RMS, eliminating the need for post-forming grinding 1,9. Molten glass flows over a refractory trough (typically zircon or platinum-rhodium alloy) and fuses at the root, forming pristine surfaces that never contact forming tools 1. Critical process parameters include:

  • Forming temperature: 1150–1250°C (±5°C control) to maintain viscosity at 10⁴–10⁵ poise for stable sheet formation 1
  • Draw speed: 50–200 mm/min, inversely correlated with final thickness (0.1 mm substrates require <80 mm/min to prevent necking) 13
  • Edge director temperature: 950–1050°C to control width retention; width reduction ratio (Wg/Wp) of 1/2 to 1/5 is typical for ultra-thin products 13
  • Atmosphere control: <50 ppm O₂ in forming zone to minimize surface oxidation and maintain tin-free surfaces 9 The fusion process inherently produces thickness variation (TTV) of 2–5 µm across 1 m width, meeting Gen 6+ display requirements without additional thinning 1,9. For applications demanding <0.4 mm thickness, a preform drawing step reduces 20–250 µm thick precursor ribbons (wound on 100–1500 mm diameter rolls) to final gauges of 2–50 µm through controlled reheating to the softening point and re-drawing at thickness reduction ratios (Tg/Tp) of 1/2 to 1/125 13. This two-stage approach enables continuous production of 5–500 km length ultra-thin glass with width uniformity of ±0.5% 13.

Multi-Stage Chemical-Mechanical Polishing For Sub-Nanometer Surface Roughness

Achieving RMS roughness <0.15 nm for EUVL mask substrates requires a three-stage polishing protocol integrating shape correction, intermediate smoothing, and final atomic-scale planarization 3,4,6,7. The first stage employs cerium oxide (CeO₂) slurries (particle size 1–3 µm, pH 9–10) at 200–400 kPa pressure to remove 5–15 µm of material and correct initial flatness errors (typically 0.2–0.5 µm PV as-formed) 4,7. Polishing pad selection is critical: polyurethane pads with 50–70 Shore D hardness and 30–50% porosity provide optimal slurry retention and conformability 4. The second stage transitions to colloidal silica (SiO₂ particle size 80–150 nm, pH 10–11) to reduce roughness to 0.5–1.0 nm RMS while maintaining flatness gains 6,7. Material removal rate (MRR) in this stage is 50–150 nm/min, controlled via:

  • Slurry concentration: 5–15 wt% solids 3,8
  • Pad rotation speed: 30–60 rpm 4
  • Dwell time distribution: Computed from pre-measured topography maps to compensate for dopant-dependent polishing rate variations (±12% across substrate) 4,6 Final polishing employs ultra-fine colloidal silica (average primary particle diameter ≤50 nm) in acidic slurries (pH 0.5–4.0, typically HNO₃ or H₂SO₄ adjusted) to achieve RMS <0.15 nm 3,8,14. The acidic environment enhances silanol (Si–OH) formation on the glass surface, promoting hydrolysis-based material removal at the molecular level 3. Atomic force microscopy (AFM) measurements confirm that this process produces surfaces with peak-to-valley roughness <1.0 nm over 1×1 µm scan areas 3,8. Critical final-stage parameters include:
  • Slurry pH: 1.5–2.5 (optimized for SiO₂-rich glasses) 3,14
  • Polishing pressure: 20–50 kPa (reduced to minimize subsurface damage) 3
  • Pad material: Suede-type polyurethane with <5 µm pore size 8
  • Rinse protocol: DI water (resistivity >18 MΩ·cm) followed by IPA vapor dry to prevent watermark formation 3

Chemical Tempering And Edge Stress Dissipation For Ultra-Thin Flexible Substrates

Ultra-thin glass substrates (<0.3 mm) for foldable displays require ion-exchange strengthening to survive <3 mm bend radii 2,11,12. The process involves immersion in molten KNO₃ salt baths (380–450°C, 2–8 hours) where K⁺ ions replace smaller Na⁺ ions in the glass surface, creating a compressive stress layer 2. For 100 µm thick substrates, optimized tempering conditions (420°C, 4 hours) produce:

  • Surface compressive stress (CS): 750 ± 50 MPa 2
  • Depth of layer (DOL): 18 ± 3 µm 2
  • Central tension (CT): 45 ± 8 MPa (must remain below fragmentation threshold of ~70 MPa) 2 Edge quality is equally critical: laser-cut or mechanically scribed edges exhibit microcracks (1–10 µm depth) that act as fracture initiation sites 5,11,12. Chemical etching in HF-based solutions (5–15 wt% HF, 20–40°C, 5–15 minutes) removes 10–30 µm of edge material, creating a stress dissipation edge with radius of curvature >50 µm 5,12. Advanced manufacturing sequences integrate etching protection layers (photoresist or PVD oxide, 1–5 µm thick) patterned to define substrate boundaries, followed by bulk etching of the skeleton area to simultaneously separate individual substrates and form rounded edges 5,11,12. This approach eliminates mechanical cutting damage and reduces edge defect density from ~50 defects/cm (laser cut) to <2 defects/cm (chemically defined) 5,12. For bendable regions in foldable displays, stress dissipation grooves (50–200 µm wide, 10–40 µm deep) are etched along the fold line to localize strain and prevent crack propagation 11. Finite element analysis confirms that such grooves reduce peak tensile stress at the outer surface during 2 mm radius bending from ~1200 MPa (ungrooved) to ~600 MPa (grooved), extending fatigue life from <10³ to >10⁵ cycles 11.

Surface Metrology And Quality Control Standards For Ultra Smooth Glass Substrates

Atomic Force Microscopy (AFM) For Nanoscale Roughness Characterization

AFM remains the gold standard for verifying sub-nanometer surface quality, offering vertical resolution of 0.01 nm and lateral resolution of 1–5 nm 3,6,8. For EUVL mask substrates, specifications mandate RMS roughness (Rq) ≤0.15 nm over 1×1 µm scan areas, with peak-to-valley (Rz) <1.0 nm 3,8,14. Measurement protocols must address:

  • Scan size: Multiple scales (1×1 µm, 5×5 µm, 20×20 µm) to capture different spatial frequency ranges 6
  • Scan rate: ≤1 Hz to minimize tip-induced artifacts 3
  • Tip radius: <10 nm (silicon or silicon nitride probes) to resolve sub-nanometer features 8
  • Environmental control: Temperature stability ±0.1°C, vibration isolation <1 nm RMS 6 Power spectral density (PSD) analysis of AFM data reveals that optimally polished surfaces exhibit PSD slopes of -3.5 to -4.0 in the mid-spatial frequency range (0.01–1 µm⁻¹), indicating fractal-like smoothness across length scales 6,7. Deviations toward -2.0 slopes suggest residual polishing marks or subsurface damage 7.

Interferometric Flatness Measurement And Specification Compliance

Phase-shifting interferometry (PSI) with λ/20 vertical resolution (λ = 632.8 nm HeNe laser) quantifies flatness over full substrate areas (up to 150×150 mm for Gen 6 displays) 4,6,7. EUVL mask blanks require peak-to-valley (PV) flatness <50 nm and RMS flatness <10 nm over the patterned area (typically 132×132 mm) 6,7. Measurement challenges include:

  • Reference surface quality: λ/100 flatness for the interferometer reference mirror 7
  • Environmental isolation: <λ/50 air turbulence, achieved via enclosures with <0.01°C/min temperature drift 4
  • Stitching algorithms: For substrates exceeding interferometer field-of-view, sub-aperture stitching with <5 nm RMS stitching error 6 Zernike polynomial decomposition separates low-order shape errors (tilt, power, astigmatism) from high-order irregularity, enabling targeted process corrections 4,7. For example, excessive Z5 (astigmatism) terms indicate non-uniform pad wear in CMP, while high-frequency components (Zernike orders >36) correlate with slurry agglomeration 4.

Edge Defect Inspection And Strength Testing Protocols

Edge quality directly determines mechanical reliability of ultra-thin substrates 5,11,12. Automated optical inspection (AOI) systems with 1–5 µm resolution detect edge chips, microcracks, and roughness 5. Quantitative metrics include:

  • Edge chip density: <2 chips/cm (chip size >10 µm) for Grade A substrates 12
  • Edge roughness (Ra): <0.5 µm over 1 mm evaluation length 5
  • Microcrack depth: <5 µm (measured via dye penetrant testing) 11 Four-point bending tests (ASTM C1161) on chemically strengthened samples yield characteristic strength (σ₀) of 400–600 MPa and Weibull modulus (m) of 8–12, compared to 50–80 MPa and m = 3–5 for as-cut edges 2,12. Dynamic fatigue testing (stress rate 1–100 MPa/s in 50% RH) determines slow crack growth parameters: chemically etched edges exhibit fatigue parameter n = 25–35 (higher is better), versus n = 15–20 for laser-cut edges 5,11.

Applications Of Ultra Smooth Glass Substrates In Advanced Display And Semiconductor Technologies

Active Matrix Liquid Crystal Displays (AMLCDs) And Organic Light-Emitting Diode (OLED) Panels

Ultra-thin fusion glass substrates (0.3–0.7 mm) enable direct TFT fabrication without pre-polishing, reducing manufacturing cost by 15–25% compared to float glass 1,9. The as-formed surface roughness of 0.3–0.5 nm RMS ensures gate dielectric breakdown voltage >8 MV/cm for 50 nm SiO₂ layers, critical for high-resolution displays (>500 ppi) 1. Key performance advantages include:

  • Dimensional stability: CTE of 3.2–3.8 ppm/K matches amorphous silicon and oxide semiconductor TFT processes (annealing at 350–450°C), limiting substrate bow to <50 µm over 370×470 mm Gen 3.5 substrates 1,9
  • Optical transmission: >91% at 550 nm for 0.5 mm thickness, with absorption edge <310 nm to prevent UV-induced color shift 9
  • Alkali barrier performance: Na⁺ diffusion coefficient <10⁻¹⁶ cm²/s at 400°C, preventing threshold voltage drift (<50 mV over 10,000 hours) 1 For flexible OLED displays, 50–100 µm thick chemically tempered glass serves as a cover window, providing superior scratch resistance (Mohs hardness 6–7) compared to polymer films (hardness 2–3) while maintaining <3 mm bend radius capability 2,11. The combination
OrgApplication ScenariosProduct/ProjectTechnical Outcomes
Corning IncorporatedActive matrix LCD and OLED display manufacturing, particularly Gen 3.5+ panels requiring high-resolution (>500ppi) with dimensional stability at 350-450°C TFT processing temperatures.Eagle XG GlassFusion-formed ultra-thin substrates (0.1-0.7mm) with as-formed surface roughness of 0.3-0.5nm RMS, enabling direct TFT fabrication without polishing, reducing manufacturing cost by 15-25%. Alkali-free composition (Na₂O+K₂O<0.1wt%) prevents ion migration and maintains gate dielectric breakdown voltage >8MV/cm.
Asahi Glass Company LimitedExtreme ultraviolet lithography (EUVL) photomask substrates requiring sub-nanometer surface control and atomic-scale flatness for semiconductor manufacturing at advanced nodes.Synthetic Quartz Glass for EUVL Mask BlanksMulti-stage CMP process achieving surface roughness Rms≤0.15nm and flatness PV<50nm using acidic colloidal silica slurry (pH 0.5-4, particle size≤50nm). TiO₂-doped composition provides ultra-low thermal expansion (CTE<0.05ppm/K) for pattern distortion minimization.
BOE Technology GroupFlexible OLED cover windows and foldable display applications requiring superior scratch resistance (Mohs 6-7) combined with tight bending capability and >10⁵ fold cycle durability.Ultra-Thin Glass for Foldable DisplaysChemical tempering process producing 750±50MPa surface compressive stress at 18±3μm depth in 50-100μm thick substrates, enabling <3mm bend radius with flexural strength >400MPa. Chemical etching creates stress dissipation edges with <2 defects/cm density.
Flexi Glass Co. Ltd.Foldable smartphone and tablet display panels requiring localized strain management at hinge regions to extend fatigue life beyond 100,000 folding cycles while maintaining edge quality.UTG Substrate with Bending Stress Dissipation GroovesIntegrated chemical etching process forming 50-200μm wide stress dissipation grooves along fold lines, reducing peak tensile stress from ~1200MPa to ~600MPa during 2mm radius bending. Eliminates mechanical cutting damage through photoresist-patterned bulk etching.
Asahi Glass Company LimitedHigh-throughput manufacturing of ultra-thin flexible substrates for advanced flexible electronics, touch sensors, and next-generation display applications requiring continuous roll-to-roll processing.Ultra-Thin Glass Ribbon via Preform DrawingTwo-stage drawing process producing continuous 5-500km length ultra-thin glass (2-50μm thickness) with thickness reduction ratio Tg/Tp of 1/2 to 1/125 and width uniformity ±0.5%. Enables high-volume production from 20-250μm preforms wound on 100-1500mm diameter rolls.
Reference
  • Glass product for use in ultra-thin glass display applications
    PatentInactiveUS20060250559A1
    View detail
  • Method for manufacturing ultra-thin glass substrate, ultra-thin glass substrate, and display device
    PatentActiveUS20240360030A1
    View detail
  • Polishing method for glass substrate, and glass substrate
    PatentInactiveUS20070066066A1
    View detail
If you want to get more related content, you can try Eureka.

Discover Patsnap Eureka Materials: AI Agents Built for Materials Research & Innovation

From alloy design and polymer analysis to structure search and synthesis pathways, Patsnap Eureka Materials empowers you to explore, model, and validate material technologies faster than ever—powered by real-time data, expert-level insights, and patent-backed intelligence.

Discover Patsnap Eureka today and turn complex materials research into clear, data-driven innovation!

Group 1912057372 (1).pngFrame 1912060467.png