Verzögerungskalibrierungsschaltung und -verfahren, analog-digital-wandler, radarsensor und vorrichtung

AT1922727TUndetermined Publication Date: 2026-06-15CALTERAH SEMICON TECH (SHANGHAI) CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
AT2023737222T
Authority / Receiving Office
AT · AT
Patent Type
Patents
Current Assignee / Owner
Priority Date
2022-05-24
Filing Date
2023-04-07
Publication Date
2026-06-15
Estimated Expiration
2043-04-07
Patent Text Reader

Abstract

A delay calibration circuit and method, an analog-to-digital converter, a radar sensor, and a device are provided. The delay calibration circuit monitors a timing relationship between signals in a chip in real time to extract PVT information, dynamically adjusts conversion timing of an asynchronous SAR ADC, maximally utilizes an available conversion time in each cycle of the asynchronous SAR ADC, improves the robustness of the asynchronous SAR ADC, and does not affect the normal operation of the asynchronous SAR ADC.
Need to check novelty before this filing date? Find Prior Art