Unlock instant, AI-driven research and patent intelligence for your innovation.

Multi-wafer piling base plate and multi-wafer piling encapsulation structure based on this base plate

A multi-chip and substrate technology, applied in the field of multi-chip stacked package structure, can solve problems such as inconvenience, non-special purpose, and general products without structure

Inactive Publication Date: 2009-08-19
POWERTECH TECHNOLOGY
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

This method requires the engineering of testing and removing bad bonding wires before sealing, the quality after sealing is still uncertain and there will be additional process restrictions
In addition, the stacking method is that good dies are stacked on bad dies, not dedicated to multi-die stacked package configurations
[0006] It can be seen that the above-mentioned existing multi-chip stacked substrate obviously still has inconvenience and defects in structure and use, and needs to be further improved urgently.
In order to solve the above-mentioned problems, the relevant manufacturers have tried their best to find a solution, but no suitable design has been developed for a long time, and the general products do not have a suitable structure to solve the above-mentioned problems. This is obviously related. The problem that the industry is eager to solve

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multi-wafer piling base plate and multi-wafer piling encapsulation structure based on this base plate
  • Multi-wafer piling base plate and multi-wafer piling encapsulation structure based on this base plate
  • Multi-wafer piling base plate and multi-wafer piling encapsulation structure based on this base plate

Examples

Experimental program
Comparison scheme
Effect test

no. 1 Embodiment

[0075] According to the first embodiment of the present invention, the substrate 200 can be further applied to a multi-chip stack package structure, especially a Micro Secure Digital Card (Micro SD card). see image 3 As shown, a multi-chip stack package structure at least includes the substrate 200 , a first chip 50 and a second chip 60 . The first chip 50 is disposed on the die-bonding region 203 of the substrate 200. The first chip 50 has a plurality of first bonding pads 51, and can be electrically connected with a first bonding wire 71 using conventional wire bonding technology. The corresponding first bonding pad 51 and the first bonding finger 211 are electrically connected. The second chip 60 is stacked on the first chip 50, and the second chip 60 has a plurality of second bonding pads 61, and can be electrically connected with a second bonding wire 72 using a conventional wire bonding technique. The corresponding second bonding pad 61 is connected to the second bond...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a multi-chip stacking base plate, packaging structure and use thereof. The base plate at least includes one first wire bonding, one second wire bonding, one trace for electrical transmission and one loop. Both of the first wire bonding and the second wire bonding are dying bonding region near the base plate. The loop concatenates in series the first wire bonding and the second wire bonding and connects to the trace. Consequently, a plurality of chips can arrange by arrange in the dying bonding region and electrically connect into these wire bonding, and each chip can work independently without mutual interference. The multi-chip stacking packaging structure using the base plate can carry out the repair working without seal line after molding.

Description

technical field [0001] The invention relates to a circuit substrate suitable for semiconductor packaging, in particular to a multi-chip stacked substrate, a multi-chip stack package structure (multi-chip stackpackage) using the substrate and its application. Background technique [0002] Due to the continuous evolution of electronic technology, products with more complex functions and more user-friendly products are introduced. In terms of the appearance of electronic products, they are also designed towards the trend of light, thin, short and small. With increasing demands for miniaturization and high operating speed, a plurality of chips will be vertically stacked on a substrate to achieve multiple capacity or more functional demands. All stacked chips will be sealed in a package, which can be called a multi-chip stack package structure. However, it is conventionally known that when carrying out a multi-chip stacked packaging structure, a sealant is used to seal the plura...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L23/498H01L23/488H01L25/00
CPCH01L2224/32145H01L2224/48091H01L2224/73265H01L2224/48227H01L2224/32225H01L2924/00014H01L2924/00
Inventor 徐宏欣吴智伟
Owner POWERTECH TECHNOLOGY