Unlock instant, AI-driven research and patent intelligence for your innovation.

Stack grid-source one-side electronic injection flash memory and manufacturing method thereof

A technology of electron injection and manufacturing method, which is applied in semiconductor/solid-state device manufacturing, electric solid-state devices, circuits, etc., and can solve problems such as slow reading and writing speeds

Inactive Publication Date: 2009-11-18
SEMICON MFG INT (SHANGHAI) CORP +1
View PDF3 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In the existing stacked gate structure, the thickness of the oxide layer under the floating gate is uniform, and there is no strong electric field that facilitates the injection of electrons into the floating gate, so the reading and writing speed is slow

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Stack grid-source one-side electronic injection flash memory and manufacturing method thereof
  • Stack grid-source one-side electronic injection flash memory and manufacturing method thereof
  • Stack grid-source one-side electronic injection flash memory and manufacturing method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0033] Taking an n-channel flash memory cell as an example, the structure of the stacked gate-source side electron injection flash memory according to the present invention is described. Such as image 3 As shown, the stacked gate-source side electron injection flash memory according to the present invention includes: a source and a drain formed from a p-well formed in a semiconductor substrate, and a p-well between said source and drain The floating gate and the control gate are sequentially formed above. From image 3 It can be seen that the floating gate includes two oxide regions with different thicknesses, namely region A and region B.

[0034] Area A is a tunnel area, and nitrogen (N) ions are implanted in the tunnel area. During the thermal oxidation process, the growth rate of the oxide layer is slow due to the implanted nitrogen ions; area B is a gate area, and nitrogen (N) ions are not implanted in gate area B. ) ions, the growth rate of the oxide layer is fast du...

Embodiment 2

[0039]Taking the n-channel flash memory cell as an example, the method of manufacturing the stacked gate-source side electron injection flash memory according to the present invention will be described. Of course, the same process can also be used to manufacture p-channel flash memory cells, but the process parameters need to be adjusted appropriately.

[0040] The method for manufacturing the stack gate-source side electron injection flash memory according to the present invention comprises the following process steps:

[0041] (a) Use a p-type semiconductor wafer as a substrate, first determine the active area (AA), and form an isolation area [STI (Shallow Trench Isolation) or LOCOS (Local Oxidation of Silicon)];

[0042] (b) if Figure 7 , forming a deep n-well, and forming a p-well on the deep n-well, applying an electric field for ion implantation, adjusting the implanted ion concentration with a threshold voltage, and preventing penetration ion implantation;

[0043] (...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a new stack gate-source one-side electron injection flash memory and its manufacturing method. The memory has the stacking gate structure, and the floating gate constitutes two regions with different thickness. One region has the nitrogen ion-implantation, in which, the oxides grow slowly during the thermal oxide process, forming a relatively thinner oxide layer. The other one without nitrogen ion forms a quite thick oxide layer, and on the interface between the two oxide layers with different thickness, a strong transverse electric field engenders, to make electrons easily implant from one side of source to the floating gate, enhancing the read-write speed of memory cell.

Description

technical field [0001] The invention relates to a new flash memory and its manufacturing method, in particular to a stacked gate-source side electron injection flash memory and its manufacturing method. Background technique [0002] A key feature of non-volatile memory technology is the extensive use of floating gate cells. According to different gate structures, floating gate units can be divided into two types, one is the so-called stacked gate structure, such as figure 1 shown; the other is a divided gate structure, such as figure 2 shown. current, figure 1 The stacked gate ETOX (Erasable Tunnel Oxide) shown is the preferred structure in the flash memory market. The key reasons for the success of this stacked gate ETOX are: [0003] (a) The stacked gate cells in the Erasable Programmable Read-Only Memory (EEPROM) have simple structure, high integration density and good consistency. Erasable Programmable Read-Only Memory (EEPROM) has been manufactured for many years,...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L29/788H01L29/423H01L27/115H01L21/336H01L21/28H01L21/8247H10B69/00
Inventor 杨濬哲
Owner SEMICON MFG INT (SHANGHAI) CORP