Heterogeneous Processors Sharing a Common Cache
一种异构处理器、高速缓存的技术,应用在处理器领域
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0054] Figures 1A-1CA multiprocessor system 10 is shown including a multiprocessor 12 coupled to main memory 14 by a memory bus 16 . The multiprocessor 12 includes a cache (“shared cache”) 18 and a plurality of processor “cores” (collectively processor cores 20 ) that are connected to and share the cache 18 . Shared cache 18 in this figure is intended to represent a unit comprising cache memory and associated control logic. Cache control logic includes logic for mapping memory addresses ("cache tags") that are currently cached with their associated cache lines.
[0055] The processor core 20 includes heterogeneous cores, that is, processor cores (or types of processor cores) with different structures. For example, processor core 20 may include one or more special purpose processor cores and / or at least one central processing unit (CPU) core.
[0056] Special purpose processor cores may include, for example, at least one network processor unit (NPU) core and / or a graphics en...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 