Driving circuit of light-emitting diode, decoding circuit and decoding method
A technology of light emitting diodes and decoding circuits, applied in the field of decoding circuits, can solve the problems of complex design and high cost, and achieve the effect of overcoming frequency drift
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
no. 1 example
[0040] figure 1 It is a schematic diagram of a method for estimating the frequency of a clock pulse signal according to the first embodiment of the present invention. The data format of the DMX512 signal includes interrupt "BREAK", "Mark time after BREAK, MAB", start code (start code, located in the first time slot slot 0), channel data (located in the second time slot slot 1 to In the 513th time slot slot 512, the 2nd time slot slot 1 to the 513th time slot slot 512 are located after the 1st time slot slot 0, figure 1 not shown), the inter-channel time 11 (Mark time between slots) and the time before the break "Mark time before BREAK, MBB". BREAK is the beginning of the DMX512 data packet, which is a low potential output of 88 microseconds; MAB is located after BREAK, and is a high potential output of 8 microseconds or two pulses of 4 microseconds. The start code (start code, referred to as SC) is the data at the beginning of the data flow, which has the same format as the ...
no. 2 example
[0052] From another point of view, the above figure 1 , figure 2 The embodiment can summarize a decoding method, please refer to image 3 , image 3 It is a flow chart of the decoding method according to the second embodiment of the present invention. This decoding method is suitable for decoding a data signal corresponding to the DMX512 protocol, and the decoding method includes the following steps: first, receiving a clock signal and a data signal, the data signal includes a plurality of time slots, and each of the time slots has a time slot period ,like figure 1 shown (step S310). Then, one of the time slots is sampled according to the clock signal to generate a sampling number corresponding to the period of the time slot (step S320 ). Next, output a reference signal corresponding to the frequency of the clock signal according to the number of samples (step S330). Then, the data signal is sampled according to the clock signal and the reference signal to decode the da...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 