Unlock instant, AI-driven research and patent intelligence for your innovation.

Semiconductor device

A technology of semiconductors and devices, which is applied in the field of semiconductor devices, can solve the problems such as the reduction of gate electrode distance and the increase of gate electrode parasitic capacitance, and achieve the effect of suppressing the increase of gate resistance and the increase of suppression

Inactive Publication Date: 2016-03-23
RENESAS ELECTRONICS CORP
View PDF7 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, with finerization, there has been a problem in recent years that the distance between the gate electrodes has decreased, so that the parasitic capacitance of the gate electrodes has increased

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor device
  • Semiconductor device
  • Semiconductor device

Examples

Experimental program
Comparison scheme
Effect test

no. 1 example

[0042] figure 1 is a plan view showing the configuration of the semiconductor device according to the first embodiment. figure 2 is showing figure 1 A plan view of the layout of the second conductivity type impurity layer 120 and the peripheral impurity layer 122 of the semiconductor device shown in . image 3 is shown in the figure 1 and figure 2 An enlarged plan view of the layout of the buried gate electrode 140 in the region α shown by the dashed line in . Figure 4 is along image 3 The cross-sectional view of A-A′ in.

[0043] The semiconductor device according to this embodiment has a semiconductor substrate 100, a semiconductor layer 110, a second conductivity type impurity layer 120, a first conductivity type impurity layer 150, a gate contact region 102, an upper gate electrode 160, a plurality of buried gate electrodes 140 , bury the connection electrodes 141 , 143 and the source contact 220 . Such as Figure 4 As shown in , the semiconductor layer 110 is ...

no. 2 example

[0057] Figure 9 is an enlarged plan view showing the configuration of the semiconductor device according to the second embodiment, which corresponds to that of the first embodiment image 3 . Figure 10 is along Figure 9 The cross-sectional view of A-A′ in. The semiconductor device according to the present embodiment has the same configuration as the semiconductor device according to the first embodiment except for points to be described below.

[0058] First, buried gate electrode 144 adjacent to buried gate electrode 142 has the same length as buried gate electrode 142 and has the same end position as that of buried gate electrode 142 in the vertical direction in the drawing. Then, the end portion of the buried gate electrode 144 is connected through the buried connection electrode 141 .

[0059] In addition, in the source contact 220 , the source contact 222 extending between the buried gate electrode 144 and the buried gate electrode 145 adjacent thereto is also buri...

no. 3 example

[0062] Figure 11 is a plan view of the semiconductor device according to the third embodiment, which corresponds to that of the first embodiment figure 1 . The semiconductor device according to the present embodiment has the same configuration as that of the first or second embodiment except that the gate contact region 102 is located at the corner of the semiconductor device. Figure 11 The same situation as the first embodiment is shown. Also in this embodiment, the same effects as those of the first or second embodiment can be obtained. In addition, when packaged into the final product, it is also possible to shorten the wiring length required for the connection from the lead frame (located above the chip in the figure) to the gate pad.

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A semiconductor device intended to prevent an outer well from being separated from a well of a cell region by a trench gate electrode, while suppressing an increase in gate resistance, in which a buried gate electrode extending in a direction overlapping with a gate contact region extends only to the gate electrode, so as not to overlap with the gate electrode, in the vertical direction in the figure, the source contact located between each buried gate electrode is formed to be shorter than the buried gate electrode, and the end of the buried gate electrode on one side of the gate electrode The parts are connected to each other by a buried connection electrode arranged in front of the gate electrode, the buried connection electrode extends in a direction parallel to the long side of the semiconductor device, and the buried connection electrode is not connected to one side of the contact adjacent to the contact side buried gate electrode buried gate electrode on the

Description

[0001] Cross References to Related Applications [0002] The disclosure of Japanese Patent Application No. 2010-235632 filed on Oct. 20, 2010 including specification, drawings and abstract is incorporated herein by reference in its entirety. technical field [0003] The present invention relates to a semiconductor device having a trench gate electrode. Background technique [0004] High withstand voltage semiconductor devices include semiconductor devices having trench gate electrodes, for example, vertical MOSFETs or IGBTs. One of the properties required of such semiconductor devices is low on-resistance. The refinement of semiconductor devices is one way to reduce on-resistance. However, a problem has arisen in recent years in that the distance between gate electrodes has decreased along with finerization, so that the parasitic capacitance of the gate electrodes has increased. In consideration of the above, FOM (Factor of Merit), ie (on-resistance)×(parasitic capacitanc...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L29/78H01L29/739H01L29/423
CPCH01L29/0634H01L29/0696H01L29/0869H01L29/1095H01L29/41766H01L29/4236H01L29/42372H01L29/4238H01L29/66727H01L29/66734H01L29/7397H01L29/7811H01L29/7813
Inventor 川岛义也
Owner RENESAS ELECTRONICS CORP