Completely integrated circuit for generating ramp signal
A circuit and signal technology, applied in the field of integrated circuits that generate ramp signals, can solve problems such as the single ramp slope of the ramp generator circuit
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0016] now refer to figure 1 , which is a circuit diagram of the ramp generator circuit 10 . Circuit 10 includes an input node 12 that receives a clock signal Fsw. Programmable divide circuit 14 divides clock signal Fsw to generate divided clock signal CLK on line 16 . Programmable division circuit 14 implements clock division by n. The control circuit 18 supplies the programmable division circuit 14 with a divisor n value, which can be selected by the control circuit. As will be discussed in more detail below, selection of the value of divisor n sets the slope of the generated ramp signal output by circuit 10 .
[0017] The circuit 10 further includes a flip-flop circuit 20 . A preferred implementation uses a D-type flip-flop for flip-flop circuit 20 . The data "D" input of the D-type flip-flop circuit 20 is connected to a node associated with the first reference voltage (in this case the high reference voltage Vdd). The clear “CLR” input of D-type flip-flop circuit 20 ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More - R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com
