CMOS circuit structure, its manufacturing method, display substrate and display device
A technology of circuit structure and manufacturing method, which is applied in the manufacturing of circuits, electrical components, semiconductor/solid-state devices, etc., can solve the problems of threshold voltage drift, high production cost, and complicated manufacturing process in the NMOS region, so as to improve the threshold voltage drift, The effect of reducing defects and improving performance
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
example 1
[0069] Example 1: The manufacturing method of both the NMOS region and the PMOS region in the CMOS circuit structure is a top-gate structure, including the following steps:
[0070] 1. Use PECVD to form a buffer layer 2 with a thickness of 100nm-500nm on the base substrate 1, such as Figure 7a As shown; wherein, the buffer layer 2 is a double-layer structure, the bottom layer is a silicon nitride film layer or a silicon oxynitride film layer, and the upper layer is a silicon oxide film layer;
[0071] 2. Perform high temperature annealing treatment on the buffer layer 2 at a temperature of 300°C to 800°C;
[0072] 3. On the buffer layer 2, the pattern of the amorphous silicon semiconductor layer 3 located in the PMOS region and the pattern of the metal oxide semiconductor layer located in the NMOS region, that is, the pattern of the NMOS semiconductor layer 4, are respectively formed, such as Figure 7b Shown
[0073] 4. Perform ELA treatment on the pattern of the amorphous silicon se...
PUM
| Property | Measurement | Unit |
|---|---|---|
| thickness | aaaaa | aaaaa |
| thickness | aaaaa | aaaaa |
| thickness | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
Login to View More 


