Unlock instant, AI-driven research and patent intelligence for your innovation.

High-speed low-power-consumption 2/3 dual-modulus prescaler

A dual-mode prescaler, low power consumption technology, applied in the direction of automatic power control, pulse counter, counting chain pulse counter, etc. Action of charging and discharging, effect of reducing the number of

Active Publication Date: 2015-11-18
SOUTHEAST UNIV
View PDF2 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] Purpose of the invention: In order to overcome the deficiencies in the prior art, the present invention provides a high-speed and low-power 2 / 3 dual-mode prescaler to solve the problems of low operating speed and high power consumption of traditional dual-mode prescalers

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • High-speed low-power-consumption 2/3 dual-modulus prescaler
  • High-speed low-power-consumption 2/3 dual-modulus prescaler
  • High-speed low-power-consumption 2/3 dual-modulus prescaler

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0037] The present invention will be further described below in conjunction with the accompanying drawings.

[0038] Such as figure 1 Shown is a high-speed low-power 2 / 3 dual-mode prescaler, including two D flip-flops, respectively marked as flip-flop DFF1 and flip-flop DFF2, the working state of flip-flop DFF1 is controlled by the frequency division mode control signal MC control, the first stage of the flip-flop DFF2 adopts the E-TSPC circuit with dynamic floating input to increase the circuit speed, and the second and third stages adopt the dynamic D latch of the TSPC structure to further reduce power consumption; when MC=1 When MC=0, flip-flop DFF1 does not work, flip-flop DFF2 works normally, and the 2 / 3 dual-mode prescaler works in 2-frequency division mode; when MC=0, flip-flop DFF1 works normally, flip-flop DFF2 works normally, 2 / 3 3 The dual-mode prescaler works in divide-by-three mode. The present invention embeds logic circuits (such as NOR gates) outside the orig...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a high-speed low-power-consumption 2 / 3 dual-modulus prescaler. The high-speed low-power-consumption 2 / 3 dual-modulus prescaler comprises two D triggers which are marked as a trigger DFF1 and a trigger DFF2 respectively, wherein the working state of the trigger DFF1 is controlled by a frequency division model control signal MC; at the first stage of the trigger DFF2, the circuit speed is increased through an E-TSPC circuit with dynamic floating input; at the second stage and the third stage of the trigger DFF2, the power consumption is further lowered through a dynamic D latch with a TSPC structure; when MC is equal to 1, the trigger DFF1 does not work, the trigger DFF2 works normally, and the 2 / 3 dual-modulus prescaler works in a secondary-frequency-division mode; and when MC is equal to 0, the trigger DFF1 works normally, the trigger DFF2 works normally, and the 2 / 3 dual-modulus prescaler works in a triple-frequency-division mode. The high-speed low-power-consumption 2 / 3 dual-modulus prescaler is simple in circuit structure and low in output frequency division signal, and has high working frequency and a wide frequency division range.

Description

technical field [0001] The invention relates to integrated circuit technology, in particular to the design technology of a high-speed and low-power frequency divider, specifically a high-speed and low-power 2 / 3 dual-mode prescaler. Background technique [0002] The frequency divider is located in the feedback loop of the phase-locked loop. Its function is to divide the high-frequency signal output by the oscillator to a lower frequency with a specified frequency division multiple, and compare it with the reference clock. The programmable frequency divider is the most widely used frequency division circuit, which consists of a dual-mode prescaler, a programmable counter, a swallow counter and a control logic circuit. The dual-mode prescaler selects N or N+1 frequency division according to the frequency division mode control signal. Since the prescaler is the circuit with the highest operating frequency in the phase-locked loop, it is also one of the sub-circuits with the larg...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H03L7/18H03K23/64
Inventor 吴建辉程康张文通陈超黄成李红
Owner SOUTHEAST UNIV