Supercharge Your Innovation With Domain-Expert AI Agents!

Semiconductor device and manufacturing method thereof

A manufacturing method and semiconductor technology, applied in semiconductor/solid-state device manufacturing, semiconductor devices, electrical components, etc., can solve the problem that the metal layer is not easy to fill in the gate trench, the dummy gate is broken, and the dielectric layer is not easy to fill in, etc. question

Active Publication Date: 2016-08-03
UNITED MICROELECTRONICS CORP
View PDF5 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

It is known that the height of the final metal gate is closely related to the electrical properties of the transistor device. In order to maintain the height of the final metal gate within a predetermined value, the manufacturer will correspondingly increase the height of the initial dummy gate. However, an excessively high dummy gate will cause many manufacturing process problems, such as: the dummy gate is easy to break in the grinding process, the dummy gate is prone to shadowing effect in the ion implantation process, The dielectric layer is not easy to fill between the dummy gates and the metal layer is not easy to fill in the gate trenches.
In addition, due to the planarization process in the process of forming the mask layer, some of the mask layer with a larger size may be dished.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor device and manufacturing method thereof
  • Semiconductor device and manufacturing method thereof
  • Semiconductor device and manufacturing method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0035] Figure 1 to Figure 7 It is a schematic diagram of manufacturing a semiconductor device according to the first preferred embodiment of the present invention. The manufacturing process steps for manufacturing a semiconductor device having a transistor structure and a contact structure are firstly introduced below. figure 1 It is a schematic diagram of a semiconductor device at the initial stage of the fabrication process. In this manufacturing process stage, the substrate may include stacked structures, spacers, epitaxial layers, doped regions, capping layers, and dielectric layers. For example, the substrate 100 may be a semiconductor base, and its surface may selectively have a plurality of fin-shaped protrusion structures, but is not limited thereto. The plurality of stacked structures may be, for example, dummy gate structures 110 , which may include a dielectric layer (not shown), a sacrificial layer 112 and a capping layer 114 from bottom to top. The spacer can ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a semiconductor device and a manufacturing method thereof. The semiconductor device comprises a gate metal layer, a first interlayer dielectric layer, a bottom mask layer, a top mask layer, and a second interlayer dielectric layer. The first interlayer dielectric layer surrounds the periphery of the gate metal layer. The bottom mask layer is arranged on the gate metal layer. The mark layers and the gate metal layer include at least one identical metal atom. The top mask layer is arranged on the surface of the bottom mask layer in an orthodromic manner. The second interlayer dielectric layer is arranged on the top mask layer, and directly contacts the first interlayer dielectric layer.

Description

technical field [0001] The present invention relates to the field of semiconductor devices, in particular to a semiconductor device with a raised source / drain and a metal gate and a manufacturing method thereof. Background technique [0002] As the integration of integrated circuits (ICs) continues to increase, the feature sizes of semiconductor elements in integrated circuits continue to shrink. In order to cope with various electrical or manufacturing process limitations caused by the scaling of semiconductor devices, the industry has also proposed various solutions. For example, for transistor devices, in order to solve the problems of boron penetration and depletion effect caused by the traditional polysilicon gate, the industry currently adopts a gate-last manufacturing process to have a metal electrode. Metal gates replace traditional polysilicon gates. In addition, as the distance between each gate structure shrinks gradually, the industry also correspondingly propo...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/28H01L29/423H01L29/41
CPCH01L29/41783H01L29/517H01L29/665H01L29/66545H01L29/66628H01L21/76897H01L21/28518H01L21/76834H01L29/4966
Inventor 林静龄黄志森陈奕文
Owner UNITED MICROELECTRONICS CORP
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More