A diode-clamped three-level inverter common-mode voltage suppression method
A three-level inverter and diode clamping technology, which is applied to electrical components, AC power input to DC power output, output power conversion devices, etc., can solve problems such as uncontrollable midpoint voltage balance
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0058] The present invention will be further described below in conjunction with the drawings and specific embodiments.
[0059] Diode clamped three-level inverter topology such as figure 1 Shown. The inverter collects the positive and negative DC bus voltages and marks them as U dcP And U dcN ; Collect three-phase alternating current, denoted as I abc , Where phase A, phase B and phase C correspond to I a , I b And I c ; To the positive DC bus voltage U dcP And negative DC bus voltage U dcN Sum, get the DC bus voltage U dc ; Alignment bus voltage U dcP And negative DC bus voltage U dcN Do the difference, get the midpoint voltage deviation ΔU neut .
[0060] The inverter adopts vector control method, figure 1 The vector control module shown in 10 in the output inverter needs the output voltage U oαβ . The method of the present invention for suppressing the common mode voltage of a diode clamped three-level inverter is as follows: Figure 4 Shown:
[0061] Step 1: Divide...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More - R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com



