Unlock instant, AI-driven research and patent intelligence for your innovation.

a soc device

A technology of SPI interface and bus, which is applied in the field of chip architecture, can solve problems such as stretching and large program space, and achieve the effects of saving storage space, easy code space, and improving speed

Active Publication Date: 2018-03-23
南京火零信息科技有限公司
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In addition, rich applications are the main problem facing embedded terminals now, which means a large number of applications, that is, a large program space is required
The traditional 8051 program space addressing is only 64k, which is stretched in the face of the above applications

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • a soc device
  • a soc device
  • a soc device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0033] The following will clearly and completely describe the technical solutions in the embodiments of the present invention with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only some, not all, embodiments of the present invention.

[0034] refer to figure 2 , a SoC device, including an improved 8051 core, flash core, analog-to-digital converter, real clock, serial port, SPI interface, general IO port, communication transceiver, data memory, I2C interface, 8051 core is a free improved The 8051 IP core, most of its instructions are compatible with the standard 8051, while reducing the 12 clock cycles in each machine cycle of the standard 8051 to 4, which greatly improves the execution speed. The analog-to-digital converter, real clock, serial port , SPI interface, general-purpose IO port, and I2C interface are connected to 8051 nuclear power through SFR bus or xmem bus, the communication transcei...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses SoC architecture with the high cost performance. The SoC architecture comprises an improved 8051 kernel, a flash kernel, an analog-digital converter, a real-time clock, a serial port, an SPI interface, a universal IO port, a communication transceiver, a data memory and an I2C interface; the analog-digital converter, the real-time clock, the serial port, the SPI interface, the universal IO port and the I2C interface are electrically connected with the 8051 kernel through an SFR bus or an xmem bus, the communication transceiver is electrically connected with the 8051 kernel through the SFR bus and the xmem bus, the data memory is electrically connected with the 8051 kernel through the xmem bus, the flash kernel is electrically connected with a flash access control circuit through a flash signal, and the flash access control circuit is electrically connected with the 8051 kernel through a read-write bus and supports program burning. According to the SoC architecture, the memory space can be saved, the speed can be increased, and a bank operation of the 8051 in the flash is supported; the improved 8051 kernel is adopted and is compatible with a standard 8051 instruction set, therefore, small chip area is occupied, the cost and the risk are reduced, the system design is simplified, and power dissipation and the cost are reduced.

Description

technical field [0001] The present invention relates to the technical field of chip architecture, in particular to a SoC device. Background technique [0002] Now many commercial chips are trying to increase the integration level as much as possible, so as to reduce costs and improve reliability. Often a chip is a small system on a chip (SoC). The CPU cores are generally used for data operations and / or transaction processing. High-performance CPU cores often require license fees and occupy a large chip area. In practical applications, it is often not necessary to blindly pursue high performance—for example, some applications do not have a large amount of data, or there are additional coprocessors to share part of the calculations. Under the premise of ensuring a certain performance, a simple CPU core and the corresponding system architecture can simplify system design, reduce power consumption and cost. In addition, rich applications are the main problem that embedded te...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F15/78
CPCG06F15/7807
Inventor 张毓
Owner 南京火零信息科技有限公司