Unlock instant, AI-driven research and patent intelligence for your innovation.

Transistor structure and preparation method thereof

A technology of transistors and conductive layers, applied in the direction of transistors, semiconductor/solid-state device manufacturing, electric solid-state devices, etc., to achieve the effects of reducing access time, reducing leakage current, and reducing contact area

Inactive Publication Date: 2017-08-29
RUILI INTEGRATED CIRCUIT CO LTD
View PDF5 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] In view of the above-mentioned shortcomings of the prior art, the purpose of the present invention is to provide a transistor structure and its preparation method, especially for solving the phenomenon of the reduction of the gate word line resistance and the gate-induced drain leakage current in the prior art conflicting issues

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Transistor structure and preparation method thereof
  • Transistor structure and preparation method thereof
  • Transistor structure and preparation method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0084] Embodiments of the present invention are described below through specific examples, and those skilled in the art can easily understand other advantages and effects of the present invention from the content disclosed in this specification. The present invention can also be implemented or applied through other different specific implementation modes, and various modifications or changes can be made to the details in this specification based on different viewpoints and applications without departing from the spirit of the present invention.

[0085] see Figure 1 to Figure 12 . It should be noted that the diagrams provided in this embodiment are only schematically illustrating the basic concept of the present invention, although only the components related to the present invention are shown in the diagrams rather than the number, shape and Dimensional drawing, the shape, quantity and proportion of each component can be changed arbitrarily during actual implementation, and...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a transistor structure and a preparation method thereof. The preparation method comprises the steps of: (1), providing a substrate, and forming a groove structure in the substrate; (2), forming a dielectric layer at the bottom and on the side wall of the groove structure; and (3), forming a double-conducting-layer structure on the surface of the dielectric layer, wherein the double-conducting-layer structure comprises a first conducting layer and a second conducting layer formed at the bottom and on the local side wall of the dielectric layer; the second conducting layer comprises a filling part and a protrusion part; the filling part is combined in the first conducting layer; the protrusion part is positioned on the top of the filling part; the top of the first conducting layer is lower than the upper surface of the substrate; and the top of the protrusion part is higher than the top of the first conducting layer and lower than the upper surface of the substrate. By means of the scheme, the height of a grid word line is increased; the resistance of the grid word line is reduced; the access time of the device is reduced; the distance between a P / N junction and a drain is increased; the electric field near the grid is reduced; the grid induced drain leakage current can be reduced.

Description

technical field [0001] The invention belongs to the technical field of integrated circuit manufacturing, and in particular relates to a transistor structure and a preparation method thereof. Background technique [0002] Dynamic Random Access Memory (DRAM for short) is a semiconductor storage device commonly used in computers, and is composed of many repeated storage units. Each memory cell is mainly composed of a transistor and a capacitor controlled by the transistor, and the memory cells are arranged in an array, and each memory cell is electrically connected to each other through a word line and a bit line. As electronic products are increasingly light, thin, short, and small, the design of DRAM components must also meet the requirements of high integration and high density, and the trend toward miniaturization is developing. In order to speed up the operation speed of components and meet the needs of consumers for miniaturized electronic devices, an embedded gate word ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L27/108H01L21/8242
CPCH10B12/373H10B12/03H10B12/30H10B12/05H10B12/488H10B12/482
Inventor 不公告发明人
Owner RUILI INTEGRATED CIRCUIT CO LTD