Unlock instant, AI-driven research and patent intelligence for your innovation.

Method of manufacturing semiconductor device and substrate processing device

A manufacturing method and semiconductor technology, which is applied in semiconductor/solid-state device manufacturing, semiconductor devices, semiconductor/solid-state device components, etc., can solve the problems of reduced signal propagation speed and increased capacitance between wirings, etc., and achieve the effect of good characteristics

Inactive Publication Date: 2017-10-24
KOKUSA ELECTRIC CO LTD
View PDF6 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Therefore, there is a problem that the capacitance between the wirings becomes large, and the propagation speed of the signal decreases.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method of manufacturing semiconductor device and substrate processing device
  • Method of manufacturing semiconductor device and substrate processing device
  • Method of manufacturing semiconductor device and substrate processing device

Examples

Experimental program
Comparison scheme
Effect test

no. 1 approach

[0031] The first embodiment of the present invention will be described below.

[0032] use figure 1 One step of the manufacturing process of the semiconductor device will be described.

[0033] (Wiring layer forming step S101)

[0034] The wiring layer forming step S101 will be described.

[0035] Regarding the wiring layer forming step S101, use figure 2 Be explained. figure 2 It is a diagram explaining the formation of the wiring layer 2006 of the semiconductor wafer 200 . A wiring layer 2006 is formed over the insulating film 2001 . Below the insulating film 2001, there is an electrode layer (not shown), and structures such as a gate electrode and an anode are provided in the electrode layer. The insulating film 2001 is used as an interlayer insulating film insulating from the electrode layer.

[0036] The insulating film 2001 is, for example, a porous carbon-containing silicon film (SiOC film). An inter-wiring insulating film 2002 is formed over the insulating fi...

no. 2 approach

[0148] Next, a second embodiment will be described.

[0149] The second embodiment differs from the first embodiment mainly in the following points. The first difference is that the second gas is different. The second difference is that the process of forming the second diffusion prevention film is different.

[0150] Below, use Figure 11 to Figure 13 , a specific example will be described focusing on the differences from the first embodiment. In addition, the description of the same content as the first embodiment will be omitted.

[0151] In this implementation process, to target Figure 4 (B) removed the wafer 200 of the resist layer 2008 state, such as Figure 11 The purpose of forming the second interlayer insulating film 2015 is as shown in (B).

[0152] Figure 11 With Figure 5 Quite a graph. Here, in the second diffusion prevention film forming step S104 of the present embodiment, the Figure 4 The wafer 200 in the state of removing the resist layer is proc...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a method of manufacturing a semiconductor device and a substrate processing device. The technology can realize good characteristics in the semiconductor device which is formed with air gap. In order to solve the above problems, the technology comprises: loading the substrate into a process chamber, a substrate including a first wiring layer having a first interlayer insulating film, a plurality of copper-containing films formed on the first interlayer insulating film and used as a wiring, an inter-wiring insulating film insulating between the plurality of copper-containing films, and a void formed between the plurality of copper-containing films, and a first diffusion barrier film formed on a portion of an upper surface of the copper-containing films to suppress diffusion of a component of the copper-containing films, and forming a second diffusion barrier film configured to suppress diffusion of a component of the copper-containing films on a surface of another portion, on which the first diffusion barrier film is not formed, in the copper-containing films.

Description

technical field [0001] The present invention relates to a method of manufacturing a semiconductor device and a substrate processing apparatus. Background technique [0002] In recent years, semiconductor devices have tended to be highly integrated, and along with this, the wiring space has been miniaturized. Therefore, there is a problem that the inter-wiring capacitance becomes large, and the propagation speed of the signal decreases. Therefore, it is required to reduce the dielectric constant between wirings as low as possible. Contents of the invention [0003] The technical problem to be solved by the invention [0004] As one of the methods to achieve low dielectric constant, people are studying the air gap structure in which a gap is provided between wiring. As a method of forming the void of the air gap structure, for example, there is a method of etching between wirings. For example, Patent Document 1 describes a method of forming an air gap. [0005] However,...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L21/768H01L21/67
CPCH01L21/67011H01L21/7682H01L2221/1042C23C16/045C23C16/14C23F1/12H01J37/3244H01J37/32733H01J37/32834H01L21/67017H01L21/67103H01L21/67248H01L21/68742H01L21/76834H01L21/76849H01L23/5222H01L23/53238H01L23/53295H01J37/32H01L21/02304H01L21/76841H01L21/76847C23C16/24C23F3/04H01J37/32009H01J2237/334H01L21/76832H01L21/76846H01L21/7685H01L21/76852H01L21/76879H01L21/76898H01L23/5329
Inventor 芦原洋司大桥直史竹田刚菊池俊之
Owner KOKUSA ELECTRIC CO LTD