Fabrication method of resonant tunneling diode wafer structure
A resonant tunneling and diode technology, which is applied in the direction of diode, semiconductor/solid-state device manufacturing, electrical components, etc., can solve the problem of low etching precision, achieve the effect of increasing tolerance and realizing precise control
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
preparation example Construction
[0016] An embodiment of the present invention provides a method for preparing a resonant tunneling diode wafer structure, including the following steps:
[0017] S01: Provide substrate;
[0018] S02: a first heavily doped InGaAs layer, an InP layer, a first AlAs barrier layer, an InGaAs potential well layer, a second AlAs barrier layer, and a second heavily doped InGaAs layer are sequentially stacked and deposited on the substrate;
[0019] S03: Depositing a metal pattern on the second heavily doped InGaAs layer to form a second ohmic contact;
[0020] S04: In areas other than the metal pattern, first etch from the second heavily doped InGaAs layer to the InP layer with a first etchant that can etch InGaAs material and AlAs material but does not etch InP material, Etching to the first heavily doped InGaAs layer with a second etchant that can etch the InP material but does not etch the InGaAs material and the AlAs material;
[0021] S05: Depositing metal on the first heavily ...
Embodiment 1
[0031] A resonant tunneling diode wafer structure (see figure 2 ) preparation method, comprising the steps of:
[0032] S11: providing an InP substrate;
[0033] S12: the first heavily doped InGaAs layer (layer 11), the InP layer (layer 10), the InAlAs layer (layer 9), and the first lightly doped InGaAs layer (layer 8) are sequentially deposited on the InP substrate , the first undoped InGaAs layer (layer 7), the first AlAs barrier layer (layer 6), the InGaAs potential well layer (layer 5), the second AlAs barrier layer (layer 4), the second undoped InGaAs (layer 3), a second lightly doped InGaAs layer (layer 2) and a second heavily doped InGaAs layer (layer 1);
[0034] S13: depositing metal (Ti / Pd / Au) on the second heavily doped InGaAs layer (layer 1) to form a second ohmic contact;
[0035] S14: In the area other than the metal, first use the first etchant (H 3 PO 4 :H 2 o 2 :H 2 O=1:1:8 acid solution) etch from the second heavily doped InGaAs layer (layer 1) to th...
Embodiment 2
[0038] A resonant tunneling diode wafer structure (see figure 2 ) preparation method, comprising the steps of:
[0039] S11: providing an InP substrate;
[0040] S12: the first heavily doped InGaAs layer (layer 11), the InP layer (layer 10), the InAlAs layer (layer 9), and the first lightly doped InGaAs layer (layer 8) are sequentially deposited on the InP substrate , the first undoped InGaAs layer (layer 7), the first AlAs barrier layer (layer 6), the InGaAs potential well layer (layer 5), the second AlAs barrier layer (layer 4), the second undoped InGaAs (layer 3), a second lightly doped InGaAs layer (layer 2) and a second heavily doped InGaAs layer (layer 1);
[0041] S13: depositing metal (Ti / Pd / Au) on the second heavily doped InGaAs layer (layer 1) to form a second ohmic contact;
[0042] S14: In the area other than the metal, first use the first etchant (H 3 PO 4 :H 2 o 2 :H 2 O=1:1:38 acid solution) etch from the second heavily doped InGaAs layer (layer 1) to t...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 

