A breakdown test structure, display panel and breakdown test method
A technology for testing structures and display panels, which is applied in the direction of testing dielectric strength, measuring electricity, measuring devices, etc., and can solve problems such as inaccurate test results of film conditions.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0038] refer to Figure 2a A plan view of a breakdown test structure provided by the illustrated embodiment of the present invention, and Figure 2b The cross-sectional view of the breakdown test structure shown, the structure includes:
[0039] base 20;
[0040] an active layer 21, the active layer 21 is disposed on the substrate 20;
[0041] A gate insulating layer 22, the gate insulating layer 22 is disposed on the active layer 21, and the region of the gate insulating layer 22 corresponding to the edge of the active layer 21 is a climbing region 222, which is located in the climbing region The inner area is the plane area 221;
[0042] Gate layer 23, the gate layer 23 is arranged on the gate insulating layer 22, referring to image 3 The plan view of the shown breakdown test structure includes a first gate portion 231 and a second gate portion 232 that are connected, the first gate portion 231 covers the plane region 221, and the second gate portion 232 covers the In ...
Embodiment 2
[0059] An embodiment of the present invention provides a display panel. The display panel includes the breakdown test structure as described in the first embodiment. The breakdown test structure includes:
[0060] base 20;
[0061] an active layer 21, the active layer 21 is disposed on the substrate 20;
[0062] A gate insulating layer 22, the gate insulating layer 22 is disposed on the active layer 21, and the region of the gate insulating layer 22 corresponding to the edge of the active layer 21 is a climbing region 222, which is located in the climbing region The area inside 222 is the plane area 221;
[0063] A gate layer 23, the gate layer 23 is disposed on the gate insulating layer 22, and includes a first gate portion 231 and a second gate portion 232 connected to each other, the first gate portion 231 covers the planar region 221 , the second gate portion 232 covers the ramp region 222 , and the first gate portion 231 and / or the second gate portion 232 is a hollow ...
Embodiment 3
[0067] refer to Figure 5 , shows a flow chart of steps of a breakdown test method provided by an embodiment of the present invention. Applied to the breakdown test structure described in Embodiment 1, the breakdown test structure includes a substrate 20, an active layer 21, a gate insulating layer 22 and a gate layer 23, and the gate insulating layer 22 includes a climbing region 222 and In the plane region 221, the gate layer 23 includes a first gate portion 231 and a second gate portion 232, the first gate portion 231 and / or the second gate portion 232 are hollow patterns, and the method includes:
[0068] Step 301 , applying a voltage on the active layer 21 and the gate layer 23 , wherein the voltage increases gradually.
[0069] In this embodiment, the active layer 21 and the gate layer 23 are arranged on both sides of the gate insulating layer 22, and as two electrodes for testing the breakdown voltage of the gate insulating layer 22, the active layer 21 and the gate la...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


