Array substrate and manufacture method thereof, and display panel

Abstract

The invention relates to an array substrate and a manufacture method thereof, and a display panel. The array substrate includes a first substrate, a first conductive layer, a first passivation layer,a second conductive layer, a second passivation layer, a first electrode layer, a liquid crystal layer, a second electrode layer and a second substrate arranged sequentially from bottom to top. The first substrate is partially covered with the first passivation layer, and the first passivation layer is partially covered with the second passivation layer, and the first conductive layer, the first passivation layer, the second conductive layer and the second passivation layer are partially covered with the first electrode layer; the first conductive layer includes multiple first wires, and the second conductive layer includes multiple second wires corresponding to the first wires, wherein the first wires are connected with the corresponding second wires through the corresponding wires of thefirst conductive layer. Each first wire is provided with a target region, the projections, on the corresponding first wires, of the second wires are located in the corresponding target regions, and the load of a gate driving circuit and the capacitance between plates are reduced.

Description

technical field [0001] The present invention relates to the field of display technology, in particular to an array substrate, a display panel and a manufacturing method of the array substrate. Background technique [0002] GOA (gate on array, gate drive circuit substrate) is an important technology in panel design. The main advantage is that it can eliminate the gate drive integrated circuit and reduce product cost. The driver generates a clock signal and sends it to the gate drive circuit. The gate drive circuit provides a clock signal to each gate drive circuit through the clock signal line for row scanning. [0003] Since the clock signal line is responsible for providing signals to the gate drive circuit, of course, it is not expected that the signal will pass through these lines to cause signal attenuation. Generally, PSA (Polymer Sustained Alignment, Polymer Sustained Alignment) mode and VA (Vertical Alignment, vertical alignment) two In this mode, the signal resistan...

AI Technical Summary

Problems solved by technology

[0004] In order to solve the problem of excessive load on the gate drive circuit, the object of the present invention is to provide an array substrate, a display panel and a method for manufacturing the array substrate

Images