Output buffer circuit based on GaAs process
A technology for output buffering and circuits, applied in the direction of logic circuits, logic circuit connection/interface layout, electrical components, etc., can solve the problems that cannot meet the requirements of GaAs circuit level, meet the requirements of high performance, and ensure safety and reliability , the effect of small switching time
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0017] The technical solutions and beneficial effects of the present invention will be described in detail below in conjunction with the accompanying drawings.
[0018] Such as figure 1 As shown, the present invention provides an output buffer circuit based on a GaAs process, including a first resistor R1, a second resistor R2, a first PHEMT transistor Q1, a second PHEMT transistor Q2, a third PHEMT transistor Q3, and a fourth PHEMT transistor Q4 , a first Schottky diode D1, a second Schottky diode D2, a third Schottky diode D3, a fourth Schottky diode D4, and a fifth Schottky diode D5;
[0019] The gate of the first PHEMT transistor Q1 is connected to the input signal IN, its drain is connected to the cathode of the first Schottky diode D1, the anode of the first Schottky diode D1 is connected to the cathode of the second Schottky diode D2, and the second Schottky diode D2 is connected to the cathode of the second Schottky diode D2. The anode of the Tertky diode D2 is connec...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


