Unlock instant, AI-driven research and patent intelligence for your innovation.

Self-adaptive fractional frequency synthesizer burr removing system and method

A frequency synthesizer, self-adaptive technology, applied to the automatic control of power, electrical components, etc., can solve the problems of lack of eradication of integer glitches and fractional glitches in fractional frequency synthesizers, and the inability to remove glitches from the source

Pending Publication Date: 2020-04-14
HUBEI UNIV
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] In summary, the existing problems in the prior art are: the prior art frequency synthesizer burr removal method cannot remove the burr from the source, and currently there is a lack of related technologies for eradicating the integer burr and fractional burr of the fractional frequency synthesizer

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Self-adaptive fractional frequency synthesizer burr removing system and method
  • Self-adaptive fractional frequency synthesizer burr removing system and method
  • Self-adaptive fractional frequency synthesizer burr removing system and method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0083] like figure 2 The fractional frequency synthesizer shown mainly generates loop current pulses through four modules including PFD 1, LD 2, FFVPG 3 and VACP 4. FFVPG 3 generates digital pulses with fixed position, fixed width and variable period, and VACP 4 generates charging current and discharging current with variable amplitude. FFVPG 3 drives VACP 4 to generate figure 2 The loop current pulse shown, where the fixed position is f REF The falling edge of the fixed width is T D , the pulse period is T during the transient REF , the pulse period is N×T when locked REF , and the sum of the amplitudes of the loop current pulses is zero when locked.

[0084] PFD 1 detection f REF and f DIV The phase error θ error , represented by pulse UP and DN. when f REF advance f DIV , UP outputs active level; when f REF Lag f DIV When , DN outputs active level.

[0085] LD 2 detection f REF and f DIV The phase error θ error , when θ error Greater than the threshold p...

Embodiment 2

[0092] figure 2 The loop current pulse I of the fractional frequency synthesizer shown CP The waveform of (t) is as Figure 9 , the period of the loop current pulse during the transient is T REF , the period of the loop current pulse during locking is N×T REF .

[0093] Taking the transient current pulse waveform as an example, its characteristics are as follows: the pulse width is fixed at T D , the pulse interval is fixed at T S , the pulse period is T REF , the number of pulses to complete a fractional frequency division is p, and the corresponding period is T REF0 , then T REF0 =p×T REF . a 1 , a 2 , ... and a p is the amplitude of the pulse, and its magnitude is the same as f REF and f DIV proportional to the phase error.

[0094] Will T D and T S The pulse amplitude in time is represented by ω and z discrete values ​​respectively, then the pulse period T REF The number of sample points r inside is: r=ω+z, a fractional frequency division cycle T REF0 T...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention belongs to the technical field of digital-analog hybrid integrated circuit electronic circuits, and discloses a self-adaptive fractional frequency synthesizer burr removing system and amethod. The self-adaptive fractional frequency synthesizer burr removing system comprises a phase frequency detector (PFD), a locking detector LD, a fixed-width fixed-position variable-period pulse generator FFVPG, a variable-amplitude charge pump VACP, a loop filter LF, the voltage-controlled oscillator VCO, a multi-mode frequency divider MMD and a Delta-Sigma modulator DSM. The loop current pulse of the fractional frequency synthesizer not only has a fixed position, a fixed broadband and a variable amplitude, but also has a period in a transient state of TREF and a period in a locked state of N times of TREF, and is used for removing a pulse position modulation effect and a pulse width modulation effect, eradicating reference glitches and reducing fractional glitches.

Description

technical field [0001] The invention belongs to the technical field of digital-analog hybrid integrated circuit electronic circuits, and in particular relates to an adaptive fractional frequency synthesizer burr removal system and method. Background technique [0002] At present, the closest existing technology: the fractional frequency synthesizer is a device with output frequency, which has the performance of high resolution, low phase noise and fast locking time, and is widely used in modern wireless communication, radar and electronic countermeasure systems. The size of the output frequency burr is an important index to measure the performance of the fractional frequency synthesizer. For example, in a wireless communication system, the smaller the burr of the fractional frequency synthesizer, the smaller the in-band and out-of-band noise coupling to the in-band noise. Wireless communication The higher the sensitivity of the system. [0003] Existing technology uses high...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H03L7/099H03L7/18
CPCH03L7/0992H03L7/18
Inventor 王德志卢福剑马田玉胡永明顾豪爽
Owner HUBEI UNIV