Intermittent buffer circuit based on background calibration and analog-to-digital converter

A technology for calibrating circuits and buffer circuits, which can be used in analog/digital conversion, code conversion, analog/digital conversion calibration/testing, etc. energy consumption and improve energy efficiency

Active Publication Date: 2022-01-11
ZHEJIANG LAB
View PDF7 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] The purpose of the embodiment of the present application is to provide an intermittent buffer circuit and an analog-to-digital converter bas

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Intermittent buffer circuit based on background calibration and analog-to-digital converter
  • Intermittent buffer circuit based on background calibration and analog-to-digital converter
  • Intermittent buffer circuit based on background calibration and analog-to-digital converter

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0054] Reference will now be made in detail to the exemplary embodiments, examples of which are illustrated in the accompanying drawings. When the following description refers to the accompanying drawings, the same numerals in different drawings refer to the same or similar elements unless otherwise indicated. The implementations described in the following exemplary embodiments do not represent all implementations consistent with this application. Rather, they are merely examples of apparatuses and methods consistent with aspects of the present application as recited in the appended claims.

[0055] The terminology used in this application is for the purpose of describing particular embodiments only, and is not intended to limit the application. As used in this application and the appended claims, the singular forms "a", "the", and "the" are intended to include the plural forms as well, unless the context clearly dictates otherwise. It should also be understood that the term...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses an intermittent buffer circuit based on background calibration. The intermittent buffer circuit comprises a comparator; a positive end differential circuit which is connected to the positive electrode input end of the comparator; a negative end differential circuit which is connected to the negative electrode input end of the comparator; and a background calibration circuit, wherein the input end of the background calibration circuit is connected with the output end of the comparator, and the output end of the background calibration circuit is respectively connected with the positive end differential circuit and the negative end differential circuit; wherein the topological structures of the positive-end differential circuit and the negative-end differential circuit are completely consistent, and each of the positive-end differential circuit and the negative-end differential circuit comprises a reference capacitor Cref; a capacitor array Cdac, wherein the input end of the capacitor array Cdac is connected with the reference capacitor Cref, the output end of the capacitor array Cdac is connected with the comparator, and the capacitor array Cdac is used for switching needed charges to be provided by the reference capacitor Cref after charging of the reference capacitor Cref is finished. Aiming at the VCM-based time sequence, the power consumption of the buffer circuit is reduced under the condition that the linearity is not reduced, and the layout area is saved and the power consumption is further reduced by replacing traditional large capacitance and redundancy with small capacitance matched with background calibration.

Description

technical field [0001] The present application relates to the field of integrated circuit design, in particular to an intermittent buffer circuit and an analog-to-digital converter based on background calibration. Background technique [0002] With the rapid development of electronic technology, various digital devices, especially digital electronic computers, are widely used and penetrate into almost all fields of the national economy. With the increasing demand for high bandwidth and high precision of 5G base stations, IoT and other equipment, it is driving the development of integrated circuits in the direction of high speed, high precision and low power consumption. [0003] Successive approximation analog-to-digital converters (SAR ADCs) are widely used in medical, industrial control systems, and communication systems due to their intuitive structure, low area overhead, and high energy utilization. Since SAR ADC does not require high-power consumption and high-linearit...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H03M1/10H03M1/46
CPCH03M1/1014H03M1/466H03M1/462
Inventor 孙黎棋邱政欧阳煜东
Owner ZHEJIANG LAB
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products