Process for eliminating photoresist poison of photo-etching in integrated circuit manufacture technology

A photoresist and process technology, used in circuits, semiconductor/solid-state device manufacturing, electrical components, etc., can solve problems such as insufficient development, increased heat in integrated circuits, and impact on integrated circuit performance, and eliminate photoresist poisoning. , the effect of improving yield

Inactive Publication Date: 2004-11-17
SHANGHAI HUA HONG GROUP +1
0 Cites 1 Cited by

AI-Extracted Technical Summary

Problems solved by technology

1. The circuit delay (RCdelay) caused by the increased capacitance of the rear interconnection has exceeded the delay of the front transistor and seriously affected the working speed of the integrated circuit
2. Due to the increase in capacitance, the power dissipation increases, which increases the heat emitted by the integrated cir...
View more

Abstract

The invention belongs to semiconductor integrated circuit manufacturing technology field, which concretely refers to a process that can eliminate the drugged photoetching glue effection of carbon mingled silicon dioxide material (SiOC:HsiOC:H) in the Single Damascene photoetching process. A thin layer of SiO2 is deposited on the surface of SiOC:H with PECVD method, them carries on photoetching, and etching, in the post CMP process, the thin oxygen layer is eliminated.

Application Domain

Semiconductor/solid-state device manufacturing

Technology Topic

Thin layerIntegrated circuit manufacturing +6

Image

  • Process for eliminating photoresist poison of photo-etching in integrated circuit manufacture technology
  • Process for eliminating photoresist poison of photo-etching in integrated circuit manufacture technology
  • Process for eliminating photoresist poison of photo-etching in integrated circuit manufacture technology

Examples

  • Experimental program(1)

Example Embodiment

[0017] specific implementation plan
[0018] Below further describe the present invention by specific embodiment:
[0019] 1. SiO2 2 Thin layers are deposited using plasma chemical vapor phase methods, such as the DxZ deposition chamber on the Centura system of Applied Materials, or the Eagle-10 system of ASM. The deposition is carried out at a suitable temperature (for example: 350° C. or 400° C.) by using a mixed gas containing silane and nitrogen and oxygen, the time is about 8 seconds or 10 seconds, and the gas pressure is about 5.5 Torr or 6.5 Torr.
[0020] 2. Hang coat DUV photoresist, expose and develop it.
[0021] 3. For SiO 2 Thin layers and SiOC:H materials are etched.
[0022] 4. After the deposition of the barrier layer and the electroplating of copper are completed, the thin oxygen layer is removed in the subsequent barrier layer CMP.
[0023] The present invention utilizes mature SiO 2 The production process (deposition, etching, CMP), which is applied to the integration of SiOC:H low dielectric material and Cu, successfully solves the problem of photoresist poisoning of SiOC:H material in SD process.

PUM

PropertyMeasurementUnit
Deposition thickness9.0 ~ 15.0nm

Description & Claims & Application Information

We can also present the details of the Description, Claims and Application information to help users get a comprehensive understanding of the technical details of the patent, such as background art, summary of invention, brief description of drawings, description of embodiments, and other original content. On the other hand, users can also determine the specific scope of protection of the technology through the list of claims; as well as understand the changes in the life cycle of the technology with the presentation of the patent timeline. Login to view more.

Similar technology patents

Manufacturing method of high-precision and high-reliability NTC thermistor chip

ActiveCN103073278AGood sinteringImprove yield
Owner:GUANGZHOU MAGNET ELECTRICITY

Classification and recommendation of technical efficacy words

  • Improve yield

Added material manufacturing device and method

ActiveCN107671288AImprove yieldEliminate defects
Owner:岳阳珞佳智能科技有限公司

Preparation method for carbon slider used for assembling pantograph of electric locomotive

ActiveCN102898143AThe preparation process is simple to operateImprove yield
Owner:安徽锦美碳材科技发展有限公司

Method for casting rotary axis casts of aerogenerators

ActiveCN101618425AReduce shrinkageImprove yield
Owner:RIYUE HEAVY IND
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products