Semiconductor device and method
DE102021006726B4Pending Publication Date: 2026-07-23TAIWAN SEMICONDUCTOR MANUFACTURING CO LTD
Patent Information
- Application Number
- DE102021006726
- Authority / Receiving Office
- DE · DE
- Patent Type
- Patents
- Current Assignee / Owner
- Priority Date
- 2021-06-09
- Filing Date
- 2021-06-14
- Publication Date
- 2026-07-23
- Estimated Expiration
- 2041-06-14
Abstract
Semiconductor device (100) comprising: a first redistribution line (114) and a second redistribution line (114) over a semiconductor substrate (102); a first passivation layer (138, 140) over the first redistribution line (114) and the second redistribution line (114); a first under-bump metallization structure (156A), UBM structure, over the first redistribution line (114), which is electrically coupled to it, wherein the first UBM structure (156A) extends through the first passivation layer (138, 140); a second UBM structure (156B) over the second redistribution line (114), which is electrically coupled to it, wherein the second UBM structure (156B) extends through the first passivation layer (138, 140), wherein an upper surface of the second UBM structure (156B) is more convex than an upper surface of the first UBM structure (156B). Area of the first UBM structure (156A) is;and a polymer layer (142) above the first passivation layer (138, 140), wherein the first UBM structure (156A) and the second UBM structure (156B) extend through the polymer layer (142), wherein the first UBM structure (156A) has a first height (H6) above the polymer layer (142), wherein the second UBM structure (156B) has a second height (H7) above the polymer layer (142), and wherein the second height (H7) is greater than the first height (H6).
Need to check novelty before this filing date? Find Prior Art
Citation Information
Patent Citations
Printed wiring board and method for manufacturing printed wiring board
US20190246496A1
Interconnect substrate having columnar electrodes
US20190304942A1
Semiconductor package
US20200118959A1
