Display device and method for manufacturing the same
The described display device design addresses misalignment and short circuit issues in LED displays by using dams and a planarization layer to precisely position light-emitting elements, enhancing manufacturing efficiency and reliability.
DE102025136197A1Pending Publication Date: 2026-05-28LG DISPLAY CO LTD
View PDF 0 Cites 0 Cited by
Patent Information
- Application Number
- DE102025136197
- Authority / Receiving Office
- DE · DE
- Patent Type
- Applications
- Current Assignee / Owner
- Priority Date
- 2024-11-22
- Filing Date
- 2025-09-09
- Publication Date
- 2026-05-28
AI Technical Summary
Technical Problem
The transfer of inorganic light-emitting elements from a growth substrate to an array substrate in LED displays often results in misalignment and electrical short circuits due to differing spacings, complicating the manufacturing process.
Method used
A display device design that includes a substrate with defined display and non-display areas, featuring a thin-film transistor, dams, an adhesive layer, and a planarization layer with specific properties to accurately position and secure light-emitting elements, ensuring proper electrical connections.
Benefits of technology
This approach enhances the precision of light-emitting element placement, reducing misalignment and short circuits, thereby improving manufacturing efficiency and reliability of LED displays.
✦ Generated by Eureka AI based on patent content.
Smart Images

Figure 00000000_0000_ABST
Abstract
Display device (100) comprising: a substrate (110) with a display area (DA) and a non-display area (NDA); a thin-film transistor (TR) in the display area (DA) over the substrate (110); a first dam (116a, 280a) that at least partially overlaps the thin-film transistor (TR); an adhesive layer (117, 217) within the first dam (116a, 280a);a light-emitting element (140) provided on the adhesive layer (117, 217) and comprising: a semiconductor layer (143), a first element electrode (141) on the semiconductor layer (143), a second element electrode (142) on the semiconductor layer (143) arranged higher than the first element electrode (141), and a protective layer (144) arranged on the first element electrode (141), the second element electrode (142) and the semiconductor layer (143) and comprising a first opening that partially exposes a surface of the first element electrode (141), and a second opening that partially exposes a surface of the second element electrode (142);and a planarization layer (118, 218) provided above the adhesive layer (117, 217) and surrounding a side face of the light-emitting element (140) and a side face of the protective layer (144). Furthermore, the planarization layer (118, 218) has a hydrophobic property and the protective layer (144) has a hydrophilic property, and the first dam (116a) surrounds the light-emitting element (140), wherein a height of the first element electrode (141) is arranged lower than a height of the first dam (116a, 280a), and a height of the second element electrode (142) is arranged higher than the height of the first dam (116a, 280a).
Need to check novelty before this filing date? Find Prior Art
