Indication device
By uniformly distributing load capacitance and resistance across wirings using a conductive layer, the solution addresses display malfunctions caused by varying load capacitance, enhancing display performance.
Patent Information
- Application Number
- JP2025057707
- Authority / Receiving Office
- JP · JP
- Patent Type
- Patents
- Current Assignee / Owner
- Priority Date
- 2010-06-04
- Filing Date
- 2025-03-31
- Publication Date
- 2026-07-01
- Estimated Expiration
- 2031-06-01
AI Technical Summary
Increasing the number of wirings in display devices leads to discrepancies in load capacity, causing display malfunctions such as display gradation deviation and signal delay due to variations in load capacitance between different wirings.
The solution involves connecting the terminals of selection transistors to data or scan lines using a conductive layer that forms uniform load capacitance across all wirings, ensuring equal load capacitance and resistance across each wiring.
This approach reduces the differences in load capacitance and resistance, minimizing display gradation deviations and signal delays by ensuring consistent signal potential supply to each pixel.
Smart Images

Figure 0007883636000001 
Figure 0007883636000002 
Figure 0007883636000003
Abstract
Citation Information
Patent Citations
Active matrix board and display device and detecting device
JP2003058080A
Matrix type image display device
JP2003186451A
Display device
JP2003271076A
Light-emitting display panel and light-emitting display device
JP2005316384A
Image display apparatus
JP2006106522A
