Adaptive configuration of image data transmission time

KR103005703B1Active Publication Date: 2026-08-14QUALCOMM INC
View PDF 2 Cites 0 Cited by

Patent Information

Application Number
KR1020237005004
Authority / Receiving Office
KR · KR
Patent Type
Patents
Current Assignee / Owner
Filing Date
2020-08-17
Publication Date
2026-08-14
Estimated Expiration
2040-08-17

Smart Images

  • Figure 112023015974612-PCT00003_ABST
    Figure 112023015974612-PCT00003_ABST
Patent Text Reader

Abstract

Specific embodiments of the present disclosure provide methods and apparatus for configuring an image data transmission time for transmitting image data from a processor to a display panel along a display path. For example, one disclosed method comprises the step of receiving, by a processor, a display panel refresh interval indication from a display panel indicating a display panel refresh interval of the display panel, wherein the display panel refresh interval of the display panel corresponds to a time duration of a display cycle of the display panel. According to the method, the display panel is configured to refresh each display cycle. The image data transmission time is computed based on the display panel refresh interval. One or more components of the display path are configured to support the computed image data transmission time.
Need to check novelty before this filing date? Find Prior Art

Description

Technology Field

[0001] The present disclosure generally relates to display panels, and more specifically to configurations for display panels or one or more techniques for display. Background Technology

[0002] Computing devices often use graphics processing units (GPUs) to render graphic data for display. These computing devices may include, for example, computer workstations, mobile phones such as so-called smartphones, embedded systems, personal computers, tablet computers, and video game consoles. GPUs execute a graphics processing pipeline comprising one or more processing stages that work together to execute graphics processing commands and output frames. A central processing unit (CPU) may control the operation of the GPU by issuing one or more graphics processing commands to the GPU. Modern CPUs can typically run multiple applications simultaneously, and each may need to utilize the GPU during execution.

[0003] Frames output by the GPU are, in certain embodiments, further processed by a display processing unit (DPU) of a computing device, and the computing device may then output image data to a display panel (e.g., a display client) configured to display or otherwise present the frames processed by the DPU. For example, the display client includes a display for presenting images and a display controller (e.g., a display driver integrated circuit (DDIC)) for controlling the display (e.g., refreshing the display).

[0004] In certain embodiments, the display panel may operate in video mode or command mode (e.g., optionally). In video mode, the refresh of the display panel may be controlled by a host processor (e.g., DPU, GPU, and / or CPU). For example, the host processor may provide a refresh timeline / synchronization signal (e.g., a series of pulses, a square wave, etc.) to the display controller, which refreshes the display according to the provided refresh timeline / synchronization signal (e.g., corresponding to the refresh frequency). In command mode, the display panel may refresh based on a (e.g., self-)refresh timeline / signal (e.g., corresponding to the (e.g., self-)refresh frequency) generated by the display controller of the display panel itself (e.g., independently of the host processor).

[0005] Display failures, such as image jitter, may occur in command mode. Jitter (or refresh jitter) may refer to a deviation from the actual periodicity of the display panel refresh interval. Video or image jitter may occur when parts of video image frames are displaced due to the corruption or transmission failure of synchronization signals, such as when the display panel refresh interval becomes shorter than the image data transmission time.

[0006] Limited by hardware configurations of the display panel, such as the display controller, the operating temperature and / or aging of the display panel can cause substantial variations in display panel refresh intervals (or corresponding self-refresh rates). Even if a safety margin is built in to address these variations, failures in the display panel still occur if the display panel refresh intervals exhibit excessive variation that results in image jitter. means of solving the problem

[0007] The following presents a simplified overview of one or more modes to provide a basic understanding of these modes. This overview is not intended to be a comprehensive overview of all modes considered, nor to identify the core elements of all modes, nor to describe the scope of any or all modes. Its sole purpose is to present some concepts of one or more modes in a simplified form as an introduction to the more detailed descriptions to be provided later.

[0008] Specific embodiments of the present disclosure provide a method for configuring an image data transmission time for transmitting image data from a processor to a display panel along a display path as discussed herein. The method comprises the step of receiving, by a processor, a display panel refresh interval indication from a display panel indicating a display panel refresh interval of the display panel. The display panel refresh interval of the display panel corresponds to a time duration of a display cycle of the display panel. The display panel is configured to refresh each display cycle. The method further comprises the steps of: computing an image data transmission time based on the display panel refresh interval; and configuring one or more components of the display path to support the computed image data transmission time.

[0009] Certain embodiments of the present disclosure provide a computing device comprising a processor, a display path, and a display panel. The processor is configured to receive from the display panel a display panel refresh interval indication indicating a display panel refresh interval of the display panel. The display panel refresh interval of the display panel corresponds to a time duration of the display cycle of the display panel. The display panel may be configured to refresh each display cycle. The processor is configured to compute an image data transmission time based on the display panel refresh interval. The image data transmission time is the time for transmitting image data from the processor to the display panel along the display path. The processor is configured to configure one or more components of the display path to support the computed image data transmission time.

[0010] Specific embodiments of the present disclosure provide a computing device comprising means for receiving a display panel refresh interval indication indicating a display panel refresh interval of a display panel. The display panel refresh interval of the display panel corresponds to a time duration of the display cycle of the display panel. The display panel may be configured to refresh each display cycle. The computing device also comprises means for computing an image data transmission time based on the display panel refresh interval. The image data transmission time is for transmitting image data to the display panel along a display path. The computing device further comprises means for configuring one or more components of the display path to support the computed image data transmission time.

[0011] Specific embodiments of the present disclosure provide a non-transient computer-readable medium that stores instructions that, when executed by a computing device as described herein, cause the computing device to configure an image data transmission time for transmitting image data from a processor to a display panel along a display path. For example, the non-transient computer-readable medium stores instructions that, when executed by a computing device, cause the computing device to receive from a display panel by a processor a display panel refresh interval indication indicating a display panel refresh interval of the display panel. The display panel refresh interval of the display panel corresponds to the time duration of the display cycle of the display panel. The display panel may be configured to refresh each display cycle. The non-transient computer-readable medium stores instructions that, when executed by a computing device, cause the computing device to further compute an image data transmission time based on the display panel refresh interval; and configure one or more components of the display path to support the computed image data transmission time.

[0012] Details of one or more examples of the present disclosure are set forth in the accompanying drawings and the following description. Other features, objects, and advantages of the present disclosure will become apparent from the description and drawings, and from the claims. Brief explanation of the drawing

[0013] In a manner that allows the features of the above-mentioned disclosure to be understood in detail, a more detailed description, briefly summarized above, may be made with reference to embodiments, some of which are illustrated in the accompanying drawings. However, it should be noted that the accompanying drawings only illustrate specific ordinary embodiments of the disclosure and, therefore, the description should not be construed as a limitation of the scope of the disclosure, as other equally effective embodiments may be acknowledged. FIG. 1 is a block diagram illustrating an exemplary computing device configured to compute an image data transmission time and to configure a display path to support the computed image data transmission time according to one or more techniques of the present disclosure. FIG. 2 illustrates an exemplary timeline of display panel refresh intervals according to one or more techniques of the present disclosure. FIG. 3 illustrates exemplary operations for a computing device to configure a display path to support a computing image data transmission time according to specific embodiments of the present disclosure. Same numbers represent the same elements. Specific details for implementing the invention

[0014] Generally, the embodiments disclosed herein provide techniques for adaptively computing image data transmission time for transmitting data over a display path between a host processor (e.g., a display processing unit (DPU), a graphics processing unit (GPU), and / or a central processing unit (CPU)) and a display panel (e.g., a display controller of the display panel). In certain embodiments, the image data transmission time is calculated based on the display panel refresh interval of the display panel. In certain embodiments, the techniques include configuring one or more components of the display path to support the computed image data transmission time. The display path is a path between the host processor and the display panel. The display path may include one or more components such as a data link, a bus, a Display Serial Interface (DSI) network on chip (NOC), system memory (e.g., double data rate synchronous dynamic random access memory or "DDR"), etc. The image data transmission time is the time for transmitting image data, such as a frame, over the display path from the host processor to the display panel. A panel refresh indicator synchronization signal may also be referred to as a display panel refresh interval indicator, which is transmitted from a display panel to a host processor. The display panel refresh interval indicator indicates a display panel refresh interval for the display panel. The disclosed techniques provide that, based on a monitored display panel refresh interval, the host processor may configure one or more components of a display path to support the transmission of image data, such as each frame, at an image data transmission time adaptively determined based on the display panel refresh interval.

[0015] In contrast to implementations using a fixed image data transmission time, the present disclosure provides techniques for adaptively computing an image data transmission time based on a display panel refresh interval displayed by a display panel and monitored by a host processor. For example, the host processor may receive a display panel refresh interval indication from the display panel that indicates the display panel refresh interval of the display panel. The display panel refresh interval of the display panel corresponds to the time duration of the display cycle of the display panel. The display panel is configured to refresh each display cycle. Then, the processor computes an image data transmission time based on the display panel refresh interval and configures one or more components of the display path (e.g., DSI, NOC, DDR, data link, etc.) to support the computed image data transmission time. The computed image data transmission time may differ from a preset image data transmission time used to configure the one or more components.

[0016] Using specific techniques, the image data transfer time can be pre-configured and remain unchanged when the display panel refresh interval varies. For example, a safety margin is provided for a known display panel having statistical properties regarding the expected variations of the display panel refresh interval. Subsequently, a constant image data transfer time is determined and used to configure the settings of one or more components along the display path. However, as the operating environment changes (e.g., temperature fluctuations) and / or as the display panel ages, the display panel refresh interval may exceed the expected variation, so that the actual display panel refresh interval is much smaller than the safety margin, rendering the configuration of one or more components along the display path inapplicable and causing display failures such as image jitter. Image jitter may also cause additional user interface (UI) jank. For example, software hardcode for the image data transfer time may need to balance the application processor power, the DSI bit clock upper limit, and the device failure rate. If the software-configured image data transfer time value is too low to accommodate the actual display panel refresh interval, the DPU, DSI, NOC, and / or DDR clock may need to be configured to accommodate a lower refresh interval, which may result in excess power consumption to run the components faster than necessary. If the image data transfer time is too long to accommodate the actual display panel refresh interval, UI janking will occur.

[0017] The present disclosure provides advantageous techniques for adaptively configuring one or more components along a display path based on an actively monitored refresh interval of a display panel in certain embodiments. As a result, in certain embodiments, the performance of the display panel is improved, display panel failure rates are reduced, and power efficiency is increased. In certain embodiments, the techniques are applicable to digital devices having display panels operable in command mode. In certain embodiments, additionally, compared to DSI clock calibration methods, the disclosed techniques do not rely on the DSI bit clock. For example, some display paths may use DDIC bit clock calibration to configure a DDIC clock generator and set a fixed DSI bit clock. Such methods lose dynamic DSI bit clock features and costly power consumption. High power consumption may be more significant when the display panel is configured at a lower frames-per-second (FPS). Therefore, DSI bit clock calibration methods may suffer from a lack of UI smoothness. In certain embodiments, the disclosed techniques overcome the disadvantages of DSI bit clock calibration methods—the techniques are compatible with dynamic DSI bit clock adjustment for RF (Radio Frequency), save power, are compatible with FPS switching, and can boost the image data transmission rate if necessary (i.e., reduce image data transmission time), resulting in a smooth UI experience.

[0018] Various embodiments of systems, devices, computer program products, and methods are described more fully below with reference to the accompanying drawings. However, the present disclosure may be embodied in many different forms and should not be construed as being limited to any specific structure or function presented throughout the present disclosure. Rather, these embodiments are provided to ensure that the present disclosure is thorough and complete and sufficiently conveys the scope of the present disclosure to those skilled in the art. Based on the teachings in this specification, those skilled in the art will understand that the scope of the present disclosure is intended to cover any embodiment of the systems, devices, computer program products, and methods disclosed herein, whether embodied independently of or in combination with other embodiments of the present disclosure. For example, a device may be embodied or a method may be practiced using any number of embodiments presented herein. Furthermore, the scope of the present disclosure is intended to cover such device or method embodied using other structures, functions, or structures and functions in addition to or otherwise than the various embodiments of the present disclosure presented herein. Any embodiment disclosed in this specification may be implemented by one or more elements of the claim.

[0019] Although various embodiments are described herein, many variations and permutations of these embodiments fall within the scope of the disclosure. While some potential benefits and advantages of the embodiments of the disclosure are mentioned, the scope of the disclosure is not intended to be limited to specific benefits, uses, or purposes. Rather, the embodiments of the disclosure are intended to be broadly applicable to different wireless technologies, system configurations, networks, and transmission protocols, some of which are illustrated by example in the drawings and the following description. The detailed description and drawings are merely illustrative and not limiting of the disclosure, and the scope of the disclosure is defined by the appended claims and their equivalents.

[0020] Various embodiments are presented with reference to various devices and methods. These devices and methods are described in the following detailed description and illustrated in the accompanying drawings by various blocks, components, circuits, processes, algorithms, etc. (collectively referred to as “elements”). These elements may be implemented using electronic hardware, computer software, or any combination thereof. Whether these elements are implemented as hardware or as software depends on the design constraints imposed on the overall system and the specific application.

[0021] For example, an element, or any part of an element, or any combination of elements may be implemented as a “processing system” comprising one or more processors (which may also be referred to as processing units). Examples of processors include microprocessors, microcontrollers, graphics processing units (GPUs), general-purpose GPUs (GPGPUs), central processing units (CPUs), application processors, digital signal processors (DSPs), reduced instruction set computing (RISC) processors, system-on-chip (SOCs), baseband processors, application-specific integrated circuits (ASICs), field programmable gate arrays (FPGAs), programmable logic devices (PLDs), state machines, gated logic, discrete hardware circuits, and other suitable hardware configured to perform the various functionalities described throughout this disclosure.

[0022] One or more processors in a processing system may execute software. Software, whether referred to as software, firmware, middleware, microcode, hardware description language, or otherwise, may be broadly interpreted to mean instructions, instruction sets, code, code segments, program code, programs, subprograms, software components, applications, software applications, software packages, routines, subroutines, objects, executables, threads of execution, procedures, functions, etc. The term application may refer to software. As described herein, one or more techniques may refer to an application, i.e., software, configured to perform one or more functions. In such examples, the application may be stored in memory, for example, on-chip memory of a processor, system memory, or any other memory.

[0023] Hardware described herein, such as a processor, may be configured to execute an application. For example, an application may be described as including code that causes the hardware to perform one or more techniques described herein when executed by the hardware. For example, the hardware may perform one or more techniques described herein by accessing code from memory and executing the code accessed from memory. In some examples, components are identified in this disclosure. In such examples, the components may be hardware, software, or a combination thereof. The components may be separate components or subcomponents of a single component.

[0024] Accordingly, in one or more examples described herein, the described functions may be implemented in hardware, software, or any combination thereof. When implemented in software, the functions may be stored or encoded as one or more instructions or codes on a computer-readable medium. Computer-readable media include computer storage media. Storage media may be any available media that can be accessed by a computer. As an example, but not a limitation, such computer-readable media may include random access memory (RAM), read-only memory (ROM), electrically erasable programmable ROM (EEPROM), optical disk storage, magnetic disk storage, other magnetic storage devices, combinations of the types of computer-readable media mentioned above, or any other medium that can be used to store computer-executable code in the form of instructions or data structures that can be accessed by a computer.

[0025] As used herein, examples of the term “content” may refer to “graphic content”, “image”, and vice versa. This is true regardless of whether the terms are used as adjectives, nouns, or other parts of speech. In some examples, as used herein, the term “graphic content” may refer to content generated by one or more processes of a graphics processing pipeline. In some examples, as used herein, the term “graphic content” may refer to content generated by a processing unit configured to perform graphics processing. In some examples, as used herein, the term “graphic content” may refer to content generated by a graphics processing unit.

[0026] In some examples, as used herein, the term “display content” may refer to content generated by a processing unit configured to perform display processing. In some examples, as used herein, the term “display content” may refer to content generated by a display processing unit. Graphic content may be processed to become display content. For example, a graphics processing unit may output graphic content, such as frames, to a buffer (which may be referred to as a frame buffer). A display processing unit may read graphic content, such as one or more frames, from a buffer and perform one or more display processing techniques on it to generate display content. For example, a display processing unit may be configured to perform composition on one or more rendered layers to generate frames.

[0027] As another example, the display processing unit may be configured to compose, blend, or otherwise combine two or more layers together into a single frame. The display processing unit may also be configured to perform scaling on the frame, such as upscaling or downscaling. In some examples, the frame may refer to a layer. In other examples, the frame may refer to two or more layers that have already been blended together to form a frame, that is, the frame contains two or more layers, and a frame containing two or more layers may subsequently be blended.

[0028] FIG. 1 is a block diagram illustrating an exemplary system (100) comprising an exemplary computing device (104) configured to compute an image data transmission time (140) according to one or more techniques of the present disclosure and to configure a display path (138) to support the computed image data transmission time (140). The computing device (104) may include one or more components or circuits for performing various functions described herein. In some examples, one or more components of the computing device (104) may be components of an SOC. The computing device (104) may include one or more components configured to perform one or more techniques of the present disclosure. In the illustrated example, the computing device (104) may include a processor (120) and a system memory (124).

[0029] In some examples, the computing device (104) may include a number of additional or alternative components, such as a communication interface (126), a transceiver (132), a receiver (128), a transmitter (130), a display processor (127), and a display client (131). The reference to the display client (131) may refer to one or more displays. For example, the display client (131) may include a single display or multiple displays. The display client (131) may include a first display (panel) and a second display (panel), or a foldable or detachable display. In other examples, the results of the graphics processing may not be displayed on the device, for example, the first and second displays may not receive any frames for presentation on them. Instead, the frames or the results of the graphics processing may be transmitted to another device. In some embodiments, this may be referred to as split-rendering.

[0030] The display client (131) may receive image data from the processor (120) and / or the display processor (127) and may be controlled by it. The processor (120) may include internal memory (121). The processor (120) may be configured to perform graphics processing, such as in the graphics processing pipeline (107). In some examples, the computing device (104) may include a display processor or a display processing unit, such as a display processor (127), for performing one or more display processing techniques on one or more frames generated by the processor (120) before presentation by the display client (131). The display processor (127) may be configured to perform display processing. For example, the display processor (127) may be configured to perform one or more display processing techniques on one or more frames generated by the processor (120). The display processor (127) may output image data to a display client (131) according to an interface protocol such as MIPI DSI (Mobile Industry Processor Interface, Display Serial Interface).

[0031] The display client (131) may be configured to display or otherwise present frames processed by the display processor (127). In some examples, the display client (131) may include one or more of a liquid crystal display (LCD), a plasma display, an organic light-emitting diode (OLED) display, a projection display device, an augmented reality display device, a virtual reality display device, a head-mounted display, or any other type of display device.

[0032] In the example illustrated in FIG. 1, the display client (131) includes a display controller (133), a buffer (134), a display (136), and a pin (141). The exemplary display (136) includes a plurality of pixel elements for displaying image data. The display controller (133) may be a display driver integrated circuit (DDIC). The display controller (133) may receive image data from the display processor (127) and store the received image data in the buffer (134). In some examples, the display controller (133) may output the image data stored in the buffer (134) to the display (136). Thus, the buffer (134) may represent local memory for the display client (131). In some examples, the display controller (133) may output the image data received from the display processor (127) to the display (136). In some embodiments, the display controller (133) is a controller within the display panel that controls the refresh of the display (136). The display controller (133) drives the display (136) to display received image data.

[0033] The display controller (133) may specify an internal refresh interval (135), such as by using an internal clock. The refresh interval (135) is the time used to refresh the display (136) for a display cycle (e.g., frame, refresh cycle, etc.). For example, the display (136) may be refreshed at a specific frequency. The refresh interval (135) is the inverse of that specific frequency. The refresh interval (135) may be variable when the display client (131) is operating, such as when the display client (131) is operating in command mode. For example, the display panel refresh interval (135) may vary from display cycle to display cycle (e.g., frame to frame). Variability may be based on one or more factors, such as the temperature of the display, aging of the display from use over time, etc. Such variation may be referred to as refresh jitter.

[0034] A display client (131) may include a pin (141) configured to transmit display panel refresh interval indicators (142) to a display processor (127), a processor (120), or both. The display panel refresh interval indicator (142) is an indicator transmitted from the display client (131) (or from the display controller (133)) to the display processor (127). The display panel refresh interval indicator (142) indicates a display panel refresh interval (135) for a display (136). The indicator (142) may be one or more of the following: a signal including a series of pulses, wherein the time between two consecutive pulses corresponds to the current display panel refresh interval; a packet indicating the display refresh interval; a series of timestamps, wherein the time between two consecutive timestamps corresponds to the current display panel refresh interval; a series of timestamps, wherein the time between two consecutive timestamps corresponds to the current display panel refresh interval; a self-refresh timeline, etc. In some cases, the display panel refresh interval indicator (142) may be referred to as TE signals.

[0035] Additionally, as described above, the display client (131) may be configured according to MIPI DSI standards. MIPI DSI standards support video mode and command mode. In examples where the display client (131) is operating in video mode, the display processor (127) may continuously refresh the graphic content of the display client (131). For example, the entire graphic content may be refreshed at every refresh cycle (e.g., line by line).

[0036] In examples where the display client (131) is operating in command mode, the display processor (127) may write the graphic content of a frame to the buffer (134). In some of these examples, the display processor (127) may not continuously refresh the graphic content of the display client (131). Instead, the display processor (127) may use a vertical synchronization (Vsync) pulse to coordinate the rendering and consumption of the graphic content in the buffer (134). For example, when a Vsync pulse is generated, the display processor (127) may output new graphic content to the buffer (134). Thus, the generation of a Vsync pulse may indicate when the current graphic content in the buffer (134) was rendered.

[0037] When operating in command mode, the display processor (127) determines an image data transmission time (140), which may also be referred to as a frame transmission time. The image data transmission time (140) includes the time for transmitting image data, such as a frame, from the display processor (127) to the display client (131) over the display path (138). The image data transmission time (140) may be distinct from the time for rendering the image data (e.g., by the processor (120)) and the time for compositing the image data (e.g., by the display processor (127)). In certain embodiments, the display processor (127) is configured to calculate the image data transmission time (140).

[0038] A display path (138) is a path between a processor (e.g., a display processor (127) or a processor (120)) of a computing device (e.g., a computing device (104)) and a display panel (e.g., a display client (131) such as a display controller (132) of a display client (131)). The display path (138) may include one or more components such as a data link, a bus, a display serial interface (DSI), a network on chip (NOC), and system memory (e.g., system memory (124) such as DDR memory). For example, the processor (120) or the display processor (127) may retrieve image data (e.g., corresponding to a video, still image, frame, etc.) from the system memory (124) (or, if present, dedicated memory within the display processor (127)) and transmit the image data to the display client (131) using the display path (138).

[0039] The display processor (127) may configure one or more components of the display path (138) to support the image data transmission time (140). In certain embodiments, the display processor (127) controls the time for rendering the image data and / or the time for compositing the image data based on the image data transmission time (140). For example, the image data may need to be rendered, composited, and transmitted within a suitable duration to allow new image data to be received for each display panel refresh interval (135). In some embodiments, the processor (120) may operate simultaneously with or on behalf of the processor (127) to determine the image data transmission time (140) for each display path (i.e., from the processor (120) to the display client (131). For example, when the display processor (127) configures one or more components, the display processor (127) may adjust the settings of the one or more components when the difference between the computed image data transmission time and the pre-computed image data transmission time exceeds a threshold. The display processor (127) may also prevent adjusting the settings of one or more of the components when the difference does not exceed a threshold. This may help ensure that the settings are not continuously changed, which could cause unnecessary power consumption.

[0040] In some cases, the display processor (127) may configure the display path (138) by configuring one or more settings of system memory, data link, bus, DSI, NOC, and other resources of the computing device (104) to support a specific image data transmission time (140). To support a shorter image data transmission time (140), the display processor (127) may configure the display path (138) with settings that cause higher power consumption in the computing device (104) to transmit image data faster, for example, between the display processor (127) and the display (136) (i.e., a higher transmission rate and a corresponding shorter image data transmission time (140)).

[0041] Similarly, to support a longer image data transmission time, the display processor (127) may configure the display path (138) with settings that cause lower power consumption in the computing device (104) to transmit image data more slowly, for example, between the display processor (127) and the display panel (136) (i.e., a lower transmission rate and a corresponding longer image data transmission time (104)). Furthermore, there may be a limit or threshold image data transmission time that the display path can support, which means that the display path (138) cannot transmit image data at a rate faster than the threshold, or within an image data transmission time (140) shorter than the threshold image data transmission time.

[0042] In certain embodiments, the display processor (127) may determine whether the display path (138) can support the computed image data transmission time (140). If the display path (138) cannot support the computed image data transmission time (140), the display processor (127) may send a display indication to the display client (131) to reduce the refresh rate (corresponding to extending the refresh interval (135)).

[0043] In certain embodiments, the display client (131) is configured to autonomously refresh the display (136) based on the timing engine (e.g., clock circuit, etc.) of the display controller (133) of the display client (131). For example, the display client (131) may be configured to operate in command mode, where the display (136) autonomously refreshes based on a self-refresh timeline / signal generated by the display controller (133). Thus, in command mode, the display client (131) self-refreshes the display (136) according to a self-refresh timeline specific to the display (136). This may be in contrast to when the display client operates in video mode. In video mode, the display controller may receive a refresh timeline / signal from the display processor (127) and refresh the display (136) based on the refresh signal received from the display processor (127).

[0044] Memory outside the processor (120), such as system memory (124), may be accessible to the processor (120). For example, the processor (120) may be configured to read from and / or write to external memory, such as system memory (124). The processor (120) may be coupled to the system memory (124) so ​​as to be communicable via a bus. In some examples, the processor (120) and the system memory (124) may be coupled to each other so as to be communicable via a bus or different connection.

[0045] It should be recognized that in some examples, the computing device (104) may include a content encoder / decoder configured to receive graphics and / or display content from any source, such as system memory (124) and / or a communication interface (126). The system memory (124) may be configured to store the received encoded or decoded content. In some examples, the content encoder / decoder may be configured to receive the encoded or decoded content in the form of encoded pixel data, for example, from the system memory (124) and / or the communication interface (126). In some examples, the content encoder / decoder may be configured to encode or decode any content.

[0046] The internal memory (121) or system memory (124) may include one or more volatile or non-volatile memories or storage devices. In some examples, the internal memory (121) or system memory (124) may include RAM, SRAM, DRAM, EPROM (erasable programmable ROM), EEPROM (electrically erasable programmable ROM), flash memory, magnetic data media or optical storage media, or any other type of memory.

[0047] Internal memory (121) or system memory (124) may be a non-transitory storage medium according to some examples. The term "non-transitory" may indicate that the storage medium is not implemented in a carrier wave or a propagated signal. However, the term "non-transitory" should not be interpreted to mean that the internal memory (121) or system memory (124) is not movable or that its contents are static. As an example, the system memory (124) may be removed from the computing device (104) and moved to another device. As another example, the system memory (124) may not be removable from the computing device (104).

[0048] The processor (120) may be a central processing unit (CPU), a graphics processing unit (GPU), a general-purpose GPU (GPGPU), or any other processing unit configured to perform graphics processing. In some examples, the processor (120) may be integrated into the motherboard of the computing device (104). In some examples, the processor (120) may exist on a graphics card installed in a port within the motherboard of the computing device (104), or otherwise may be integrated into a peripheral device configured to interact with the computing device (104). The processor (120) may include one or more processors such as one or more microprocessors, GPUs, application-specific integrated circuits (ASICs), field programmable logic arrays (FPGAs), arithmetic logic units (ALUs), digital signal processors (DSPs), discrete logic, software, hardware, firmware, other equivalent integrated or discrete logic circuits, or any combination thereof. If the techniques are partially implemented in software, the processor (120) may store instructions for the software in a suitable non-transient computer-readable storage medium, such as internal memory (121), or may execute instructions in hardware using one or more processors to perform the techniques of the present disclosure. Any of the foregoing, including hardware, software, and combinations of hardware and software, etc., may be considered as one or more processors. In some embodiments, the processor (120) may include or be integrated with a display processor (127).

[0049] In some embodiments, the system (100) may include a communication interface (126). The communication interface (126) may include a receiver (128) and a transmitter (130). The receiver (128) may be configured to perform any receiving function described herein in relation to the computing device (104). Additionally, the receiver (128) may be configured to receive information, for example, eye or head position information, rendering commands, or location information from another device. The transmitter (130) may be configured to perform any transmitting function described herein in relation to the computing device (104). For example, the transmitter (130) may be configured to transmit information to another device, which may include a request for content. The receiver (128) and the transmitter (130) may be coupled to a transceiver (132). In these examples, the transceiver (132) may be configured to perform any receiving and / or transmitting functions described herein with respect to the computing device (104).

[0050] In some examples, the graphic content from the processor (120) for display via the display client (131) may be static or changeable. Accordingly, the display processor (127) may periodically refresh the graphic content displayed via the display client (131). For example, the display processor (127) may periodically retrieve the graphic content from the system memory (124), where the graphic content may have been updated by the execution of an application (and / or processor (120)) that outputs the graphic content to the system memory (124).

[0051] In certain embodiments, the display (136) is shown within the display client (131), but the display (136) or the display client (131) may refer to two or more display panels. In some cases, two or more display clients similar to the display client (131) may similarly be connected to the display processor (127), the processor (120), or both.

[0052] As illustrated in FIG. 1, in certain embodiments, a display processor (127) (also referred to as a display processing unit (DPU)) may be configured to operate the functions of a display client (131). For example, in certain embodiments, the display processor (127) is configured to output a plurality of code words, such as those corresponding to a frame, to a display controller (133). Each code word may be represented as a binary number in the digital domain. Each code word may correspond to a pixel of the display (136) (e.g., red, green, blue, white, etc.).

[0053] The display controller (133) may be configured to convert code words received from the display processor (127) into analog signals used to drive pixels of the display (136). In certain embodiments, for each code word corresponding to a pixel, the display controller (133) is configured to convert the code word into analog signal(s) that drive the pixel to a specific brightness level. Thus, in certain embodiments, the code word and / or analog signal(s) correspond to a brightness level for the pixel.

[0054] In certain embodiments, the processor (120), the display processor (127), or both may be configured to receive a display panel refresh interval indication (142) from the display client (131). The display panel refresh interval indication (142) indicates a display panel refresh interval (135) corresponding to the time duration of the display cycle of the display panel (136). The display panel (136) is configured to refresh each display cycle. An image data transmission time (140) may be computed based on the display panel refresh interval (135). The display processor (127) configures one or more components of the display path (138) to support the computed image data transmission time (140).

[0055] In some cases, the display processor (127) receives one or more display panel refresh interval indicators (142) indicating a plurality of display panel refresh intervals (135) of the display client (131) corresponding to a plurality of display cycles of the display client (131). Thus, computing the image data transmission time (140) may include applying a temporal filter to the plurality of display panel refresh intervals (135) to generate a filtered display panel refresh interval (not shown) and computing the image data transmission time (140) based on the filtered display panel refresh interval. For example, the temporal filter may compute the filtered display panel refresh interval as one of the average, mode, median, minimum, or maximum of the plurality of display panel refresh intervals. In certain embodiments, computing the image data transmission time (140) based on the filtered display panel refresh interval includes computing the image data transmission time (140) based on the filtered display panel refresh interval minus the image data control overhead time for controlling the display of image data on the display panel.

[0056] In some cases, the image data transmission time (140) may be calculated based on the image data control overhead time for controlling the display of image data on the display (136). The image data control overhead time may be fixed. For example, the image data transmission time may be calculated based on the display panel refresh interval (135) minus the image data control overhead time. The image data control overhead time is the time allocated by the computing device (104) for the overhead of controlling the display of image data on the display (136) during a single display cycle. For example, the image data control overhead time includes software control delay. In some embodiments, the value of the image data control overhead time is constant or fixed, for example, when performing the same software control for a given hardware configuration.

[0057] As described in this specification, a device such as a computing device (104) may refer to any device, apparatus, or system configured to perform one or more of the techniques described in this specification. For example, a device may be a server, base station, user equipment, client device, station, access point, computer, e.g., personal computer, desktop computer, laptop computer, tablet computer, computer workstation, or mainframe computer, end product, device, telephone, smartphone, server, video game platform or console, handheld device, e.g., portable video game device or PDA (personal digital assistant), wearable computing device, e.g., smart watch, augmented reality device, or virtual reality device, non-wearable device, display or display device, television, television set-top box, intermediate network device, digital media player, video streaming device, content streaming device, in-car computer, any mobile device, any device configured to generate graphic content, or any device configured to perform one or more of the techniques described in this specification. Although the processes in this specification may be described as being performed by a specific component (e.g., GPU), in additional embodiments, they may be performed using other components (e.g., CPU) consistent with the disclosed embodiments.

[0058] FIG. 2 illustrates an exemplary refresh timeline (200) of display panel refresh intervals according to one or more techniques of the present disclosure. The exemplary refresh timeline (200) presents a signal used to refresh a display (such as the display (136) of FIG. 1). The refresh timeline (200) includes a series of pulses (210), the pulses start (e.g., each pulse (210) t 1 Having a rising edge like the rising edge at) and terminate (e.g., each pulse (210) is t 3 (having a trailing edge similar to the trailing edge in). Also, as illustrated P i and P i+1 The time period between pulses such as P may exist, and here i is a label or index of one of the pulses (210) from 1 to any integer greater than 1. In more general terms, a display period P may be the time duration of the pulse plus the time period between the pulses. The duration of the display period is a display panel refresh interval, such as the refresh interval (135) of FIG. 1. In certain embodiments, the refresh timeline (200) may be a synchronization signal (e.g., vertical synchronization (v)) which may be used as a display panel refresh interval indicator (142). sync Corresponds to the ) signal.

[0059] In some modes, P i and P i+1 It is required to be identical to provide synchronization signals of a constant frequency. However, in reality, P i and P i+1 It often varies (but within specific statistically controlled variations as manufactured). As discussed above, high temperature, aging, and other hardware changes affect the display cycle. P By further changing, P i ≠ P i+1 ...and / or excessive variation will result. In specific contexts, variation in the self-refresh frequency (i.e., the inverse of periodicity) of a display panel may be referred to as TE jitter, having values ​​such as ±2%, ±5%, or other ranges depending on quality control. The above ranges may also be referred to as the display panel's typical values ​​for a typical temperature range. A safety margin may be imposed to extend this range. For example, if a display panel has an expected TE jitter of ±2%, the display panel manufacturer may set the expected variation to ±4% or higher and evaluate the failure rate or compliance rate based on the expected variation value.

[0060] For example, given a display panel with a self-refresh rate of 120 Hz and an expected TE jitter of ±2%, the expected variation may be set to ±4%, which means the refresh interval varies between 8.01 ms and 8.67 ms (determined as 1 / 120 * (1 ± 4%)). A lower value is taken because failure occurs when the image data transmission time is insufficient. Assuming there is a control delay of 0.8 ms (or the image data control overhead time discussed above), the image data transmission time must be at least 8.01 - 0.8 = 7.21 ms. One or more components on the display path (e.g., display path (138)) must have settings (e.g., clock values ​​for DPU, DSI, NOC, or DDR) adjusted using this minimum image data transmission time. However, these fixed settings based on a safety margin do not avoid failure when the actual variation in the refresh interval exceeds the expected value of ±4%.

[0061] The disclosed techniques monitor an actual, fluctuating display panel refresh interval (such as using the display panel refresh interval indicator (142) of FIG. 1) instead of using an expected variation, and adaptively determine a corresponding image data transmission time (such as the image data transmission time (140) of FIG. 1) to avoid display failures even when the variation in the refresh interval significantly exceeds the expected value. Exemplary operations are described below.

[0062] FIG. 3 illustrates exemplary operations (300) for configuring a display path to support a computing device transmitting computed image data according to specific embodiments of the present disclosure. The exemplary operations (300) may be performed on a computing device or a computing system. In some embodiments, the computing device includes a processor and an integral display; the computing system may include an external display (either the internal display or the external display may be referred to as a "display panel"). The exemplary operations (300) may be performed by various components forming the computing device or computing system, but these various components may be far apart.

[0063] As illustrated in FIG. 3, in 305, operation (300) is initiated by the processor receiving a display panel refresh interval indication from the display panel, which indicates the display panel refresh interval of the display panel. The display panel refresh interval of the display panel corresponds to the time duration of the display cycle of the display panel. The display panel is configured to refresh each display cycle. For example, the display panel refresh interval indication may be a TE signal represented by a pulse. The processor may monitor and record the TE signal input and the display panel refresh interval. The display panel refresh intervals may be 8.2 ms, 8.3 ms, 7.5 ms, 7.4 ms, etc. (i.e., not constant values ​​in actual measurements).

[0064] In 310, the image data transmission time is computed based on the display panel refresh interval. For example, the processor may apply a time filter to the display panel refresh intervals to generate a filtered display panel refresh interval, such as, for example, 7.5 ms. The image data transmission time is computed based on the filtered display panel refresh interval. The time filter may compute the filtered display panel refresh interval as one of the mean, mode, median, minimum, or maximum of a plurality of display panel refresh intervals. In some embodiments, the image data transmission time may be computed based on the filtered display panel refresh interval minus the image data control overhead time for controlling the display of image data on the display panel. For example, the image data control overhead time may be 0.8 ms. Thus, the image data transmission time is 6.7 ms. This transmission time reflects the current actual refresh rate of the display panel and may vary based on the measured actual refresh rate.

[0065] In 315, one or more components of the display path are configured to support the computed image data transfer time. For example, before calculating the 6.7 ms image data transfer time, the existing or prior image data transfer time may be set to 7.5 ms, and the one or more components may be configured accordingly. When determining the current image data transfer time of 6.7 ms, the clock configurations of one or more components on the display path, such as the DPU, DSI, DDR, NOC, and others, may be updated during runtime. This tuning may continue as the display panel refresh interval indication is actively monitored.

[0066] In some cases, configuring one or more components includes adjusting the settings of one or more components when the difference between the computed image data transmission time and the pre-computed image data transmission time exceeds a threshold; and suppressing the adjustment of the settings of one or more components when the difference does not exceed the threshold. In some cases, the processor may determine whether the display path can support the computed image data transmission time. When the display path cannot support the computed image data transmission time, the processor may send a signal to the display panel to reduce the refresh rate of the display panel.

[0067] In some implementations, the operations (300) may further include receiving from the second display panel by the processor a second display panel refresh interval indication indicating the second display panel refresh interval of the second display panel. The second image data transmission time may be computed to transmit image data from the processor to the second display panel along the second display path. At least one of one or more components is also part of the second display path. One or more components may also be configured to support the second image data transmission time. In some embodiments, at least one of the rendering time or synthesis time of the image data is configured based on the computed image data transmission time.

[0068] In one configuration, a method or device for display processing is provided. The device may be a processing unit, a display processor, a display processing unit (DPU), a graphics processing unit (GPU), a video processor, or some other processor capable of performing display processing. In some examples, the device may be a processor (120) within a computing device (104), or some other hardware within the computing device (104) or another device.

[0069] According to the present disclosure, the term “or” may be interpreted as “and / or” unless the context otherwise indicates. Additionally, phrases such as “one or more” or “at least one” may be used for some features disclosed herein and not for others, but features for which such language is not used may be interpreted as implying such meaning unless the context otherwise indicates.

[0070] In one or more examples, the functions described herein may be implemented in hardware, software, firmware, or any combination thereof. For example, although the term “processing unit” has been used throughout this disclosure, such processing units may be implemented in hardware, software, firmware, or any combination thereof. Where any function, processing unit, technique described herein, or other module is implemented in software, the function, processing unit, technique described herein, or other module may be stored or transmitted as one or more instructions or code on a computer-readable medium. Computer-readable media may include computer data storage media or communication media comprising any medium that facilitates the transmission of a computer program from one place to another. In this way, computer-readable media may generally correspond to (1) non-transient, tangible computer-readable storage media or (2) communication media such as signals or carrier waves.

[0071] Data storage media may be any available media that can be accessed by one or more computers or one or more processors to retrieve instructions, code, and / or data structures for the implementation of the techniques described in this disclosure. By example, not limiting, such computer-readable media may include RAM, ROM, EEPROM, CD-ROM, or other optical disk storage, magnetic disk storage, or other magnetic storage devices. Disks and discs, as used herein, include compact discs (CDs), laser discs, optical discs, digital multifunction discs (DVDs), floppy discs, and Blu-ray discs, wherein disks typically reproduce data magnetically, while discs reproduce data optically with lasers. The above combinations should also be included within the scope of computer-readable media. Computer program products may include computer-readable media.

[0072] The code may be executed by one or more processors, such as one or more digital signal processors (DSPs), general-purpose microprocessors, application-specific integrated circuits (ASICs), arithmetic logic units (ALUs), field programmable logic arrays (FPGAs), or other equivalent integrated or discrete logic circuits. Accordingly, the term “processor” as used herein may refer to any of any other structures suitable for implementing the structures described above or the techniques described herein. Additionally, the techniques may be fully implemented in one or more circuits or logic elements.

[0073] The techniques of the present disclosure may be implemented in a wide variety of devices or apparatus, including wireless handsets, integrated circuits (ICs), or sets of ICs, such as chip sets. Various components, modules, or units are described in the present disclosure to highlight functional aspects of devices configured to perform the disclosed techniques, but implementation by different hardware units is not necessarily required. Rather, as described above, various units may be coupled to any hardware unit, or may be provided by a set of interactive hardware units including one or more processors as described above, together with suitable software and / or firmware.

[0074] Various examples have been described. These and other examples are within the scope of the following claims.

Claims

Claim 1 A method for configuring an image data transmission time for transmitting image data from a processor to a display panel along a display path, comprising: receiving a display panel refresh interval indication from the display panel by the processor, wherein the display panel refresh interval of the display panel corresponds to a time duration of a display cycle of the display panel, and the display panel is configured to refresh each display cycle; computing the image data transmission time based on the display panel refresh interval; and configuring one or more components of the display path to support the computed image data transmission time, wherein the step of receiving the display panel refresh interval indication includes receiving one or more display panel refresh interval indications that indicate a plurality of display panel refresh intervals of the display panel corresponding to a plurality of display cycles of the display panel, and the step of computing the image data transmission time includes: applying a time filter to the plurality of display panel refresh intervals to generate a filtered display panel refresh interval. A method for configuring image data transmission time, comprising the step of computing the image data transmission time based on the filtered display panel refresh interval. Claim 2 delete Claim 3 A method for configuring image data transmission time, wherein the time filter computes the filtered display panel refresh interval as one of the average, mode, median, minimum, or maximum of the plurality of display panel refresh intervals. Claim 4 A method for configuring image data transmission time according to claim 1, wherein the step of computing the image data transmission time based on the filtered display panel refresh interval comprises the step of computing the image data transmission time based on the filtered display panel refresh interval minus the image data control overhead time for controlling the display of the image data on the display panel. Claim 5 A method for configuring image data transmission time, wherein the step of computing the image data transmission time is additionally based on an image data control overhead time for controlling the display of the image data on the display panel. Claim 6 A method for configuring image data transmission time, wherein, in claim 4, the image data control overhead time is fixed. Claim 7 A method for configuring image data transmission time according to claim 5, wherein the step of computing the image data transmission time based on the display panel refresh interval comprises the step of computing the image data transmission time based on the display panel refresh interval minus the image data control overhead time. Claim 8 A method for configuring image data transmission time according to claim 1, wherein the step of configuring one or more components comprises: adjusting the settings of the one or more components when the difference between the computed image data transmission time and the pre-computed image data transmission time exceeds a threshold; and suppressing the adjustment of the settings of the one or more components when the difference does not exceed the threshold. Claim 9 A method for configuring image data transmission time according to claim 1, further comprising: a step of determining whether the display path can support the computed image data transmission time; and a step of transmitting a display from the processor to the display panel to reduce the refresh rate of the display panel when the display path cannot support the computed image data transmission time. Claim 10 A method for configuring image data transmission time according to claim 1, further comprising: receiving by the processor from a second display panel a second display panel refresh interval indication indicating a second display panel refresh interval of the second display panel; and computing a second image data transmission time for transmitting the image data from the processor to the second display panel along a second display path, wherein at least one of the one or more components is also part of the second display path, and the step of configuring the one or more components includes configuring the one or more components to also support the second image data transmission time. Claim 11 A method for configuring image data transmission time according to claim 1, further comprising the step of configuring at least one of the rendering time or synthesis time of the image data based on the computed image data transmission time. Claim 12 A computing device comprising: a display panel; a display path; and a processor, wherein the processor: receives from the display panel a display panel refresh interval indication indicating a display panel refresh interval of the display panel, wherein the display panel refresh interval of the display panel corresponds to a time duration of a display cycle of the display panel, and the display panel is configured to refresh each display cycle; and computes an image data transmission time based on the display panel refresh interval, wherein the image data transmission time is a time for transmitting image data from the processor to the display panel along the display path. A computing device configured to configure one or more components of the display path to support the above-mentioned computed image data transmission time, wherein receiving the display panel refresh interval indication includes receiving one or more display panel refresh interval indications indicating a plurality of display panel refresh intervals of the display panel corresponding to a plurality of display cycles of the display panel, and computing the image data transmission time includes: applying a time filter to the plurality of display panel refresh intervals to generate a filtered display panel refresh interval; and computing the image data transmission time based on the filtered display panel refresh interval. Claim 13 delete Claim 14 In claim 12, the time filter is a computing device that computes the filtered display panel refresh interval as one of the average, mode, median, minimum, or maximum of the plurality of display panel refresh intervals. Claim 15 A computing device according to claim 12, wherein computing the image data transmission time based on the filtered display panel refresh interval comprises computing the image data transmission time based on the filtered display panel refresh interval minus the image data control overhead time for controlling the display of the image data on the display panel. Claim 16 A computing device according to claim 12, wherein computing the image data transmission time is additionally based on the image data control overhead time for controlling the display of the image data on the display panel. Claim 17 In claim 15, the computing device wherein the image data control overhead time is fixed. Claim 18 A computing device according to claim 16, wherein computing the image data transmission time based on the display panel refresh interval comprises computing the image data transmission time based on the display panel refresh interval minus the image data control overhead time. Claim 19 A computing device according to claim 12, wherein the processor: adjusts the settings of the one or more components when the difference between the computed image data transmission time and the prior computed image data transmission time exceeds a threshold; and configures the one or more components by suppressing the adjustment of the settings of the one or more components when the difference does not exceed the threshold. Claim 20 In claim 12, the processor is further configured to: determine whether the display path can support the computed image data transmission time; and, when the display path cannot support the computed image data transmission time, transmit to the display panel a display indication to reduce the refresh rate of the display panel. Claim 21 In claim 12, the processor: receives from a second display panel a second display panel refresh interval indication indicating a second display panel refresh interval of the second display panel; and is further configured to compute a second image data transmission time for transmitting the image data from the processor to the second display panel along a second display path, wherein at least one of the one or more components is also part of the second display path, and the one or more components are configured to also support the second image data transmission time, a computing device. Claim 22 In claim 12, the computing device is further configured such that the processor configures at least one of the rendering time or synthesis time of the image data based on the computed image data transmission time. Claim 23 A non-transient computer-readable storage medium in which instructions are stored, wherein the instructions, when executed by a processor, cause the processor to perform a method for configuring an image data transmission time for transmitting image data from the processor to a display panel along a display path, the method comprising: receiving by the processor from the display panel a display panel refresh interval indication indicating a display panel refresh interval of the display panel, wherein the display panel refresh interval of the display panel corresponds to a time duration of a display cycle of the display panel, and the display panel is configured to refresh each display cycle; and computing the image data transmission time based on the display panel refresh interval. A non-transient computer-readable storage medium comprising: a step of configuring one or more components of the display path to support the computed image data transmission time; a step of receiving a display panel refresh interval indication, wherein the step of receiving one or more display panel refresh interval indications indicating a plurality of display panel refresh intervals of the display panel corresponding to a plurality of display cycles of the display panel; and a step of computing the image data transmission time, wherein the step of applying a time filter to the plurality of display panel refresh intervals to generate a filtered display panel refresh interval; and a step of computing the image data transmission time based on the filtered display panel refresh interval. Claim 24 delete Claim 25 In claim 23, the time filter computes the filtered display panel refresh interval as one of the average, mode, median, minimum, or maximum of the plurality of display panel refresh intervals, a non-transient computer-readable storage medium. Claim 26 A non-transient computer-readable storage medium according to claim 23, wherein the step of computing the image data transmission time based on the filtered display panel refresh interval comprises the step of computing the image data transmission time based on the filtered display panel refresh interval minus the image data control overhead time for controlling the display of the image data on the display panel. Claim 27 In claim 23, the step of computing the image data transmission time is additionally based on the image data control overhead time for controlling the display of the image data on the display panel, a non-transient computer-readable storage medium. Claim 28 In claim 26, the image data control overhead time is fixed, in a non-transient computer-readable storage medium. Claim 29 In claim 27, the step of computing the image data transmission time based on the display panel refresh interval comprises the step of computing the image data transmission time based on the display panel refresh interval minus the image data control overhead time, a non-transient computer-readable storage medium. Claim 30 In claim 23, the step of configuring the one or more components comprises: adjusting the settings of the one or more components when the difference between the computed image data transmission time and the prior computed image data transmission time exceeds a threshold; and suppressing the adjustment of the settings of the one or more components when the difference does not exceed the threshold, a non-transient computer-readable storage medium. Claim 31 In claim 23, the method further comprises: determining whether the display path can support the computed image data transmission time; and when the display path cannot support the computed image data transmission time, transmitting a display indication from the processor to the display panel to reduce the refresh rate of the display panel, a non-transient computer-readable storage medium. Claim 32 In claim 23, the method further comprises: receiving by the processor a second display panel refresh interval indication from the second display panel indicating a second display panel refresh interval of the second display panel; and computing a second image data transmission time for transmitting the image data from the processor to the second display panel along a second display path, wherein at least one of the one or more components is also part of the second display path, and the step of configuring the one or more components comprises configuring the one or more components to also support the second image data transmission time, a non-transient computer-readable storage medium. Claim 33 In claim 23, the method further comprises the step of configuring at least one of the rendering time or synthesis time of the image data based on the computed image data transmission time, a non-transient computer-readable storage medium. Claim 34 As a computing device, means for receiving a display panel refresh interval indication from a display panel, wherein the display panel refresh interval of the display panel corresponds to a time duration of a display cycle of the display panel, and the display panel is configured to refresh each display cycle; means for computing an image data transmission time based on the display panel refresh interval, wherein the image data transmission time is for transmitting image data to the display panel along a display path; A computing device comprising means for configuring one or more components of a display path to support the computed image data transmission time, wherein the means for receiving a display panel refresh interval indication is configured to receive one or more display panel refresh interval indications indicating a plurality of display panel refresh intervals of the display panel corresponding to a plurality of display cycles of the display panel, and the means for computing the image data transmission time is configured to: generate a filtered display panel refresh interval by applying a time filter to the plurality of display panel refresh intervals; and compute the image data transmission time based on the filtered display panel refresh interval. Claim 35 delete Claim 36 In claim 34, the time filter is a computing device that computes the filtered display panel refresh interval as one of the average, mode, median, minimum, or maximum of the plurality of display panel refresh intervals. Claim 37 A computing device according to claim 34, wherein computing the image data transmission time based on the filtered display panel refresh interval comprises computing the image data transmission time based on the filtered display panel refresh interval minus the image data control overhead time for controlling the display of the image data on the display panel. Claim 38 In claim 34, the means for computing the image data transmission time is a computing device further configured to compute the image data transmission time based on an image data control overhead time for controlling the display of the image data on the display panel. Claim 39 In claim 37, a computing device in which the image data control overhead time is fixed. Claim 40 In claim 38, the means for computing the image data transmission time is a computing device configured to compute the image data transmission time based on the display panel refresh interval minus the image data control overhead time. Claim 41 In claim 34, the means for configuring the one or more components comprises: adjusting the settings of the one or more components when the difference between the computed image data transmission time and the prior computed image data transmission time exceeds a threshold; and suppressing the adjustment of the settings of the one or more components when the difference does not exceed the threshold, a computing device. Claim 42 A computing device according to claim 34, further comprising: means for determining whether the display path can support the computing image data transmission time; and means for transmitting a display to the display panel to reduce the refresh rate of the display panel when the display path cannot support the computing image data transmission time. Claim 43 A computing device according to claim 34, further comprising: means for receiving from a second display panel a second display panel refresh interval indication indicating a second display panel refresh interval of the second display panel; and means for computing a second image data transmission time for transmitting the image data to the second display panel along a second display path, wherein at least one of the one or more components is also part of the second display path, and means for configuring the one or more components is configured to configure the one or more components to also support the second image data transmission time. Claim 44 A computing device according to claim 34, further comprising means for configuring at least one of a rendering time or a synthesis time of the image data based on the computing image data transmission time.

Citation Information

Patent Citations

  • Display device, display module, and electronic device

    KR1020170108840A

  • Processor for use in dynamic refresh rate switching and related electronic device and method

    US20160078846A1