Device and method for synchronized memory

TW202634455APending Publication Date: 2026-08-16MICROCHIP TECHNOLOGY INC
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
TW114150634
Authority / Receiving Office
TW · TW
Patent Type
Applications
Current Assignee / Owner
Priority Date
2025-10-29
Filing Date
2025-12-23
Publication Date
2026-08-16

Smart Images

  • Figure TWG2TA001073295_001
    Figure TWG2TA001073295_001
  • Figure TWG2TA001073295_002
    Figure TWG2TA001073295_002
  • Figure TWG2TA001073295_003
    Figure TWG2TA001073295_003
Patent Text Reader

Abstract

A microcontroller is provided comprising a processor, a data bus interface, a random access memory (RAM) including a plurality of pages, and a non-transitory computer readable memory including instructions, that when executed on the processor, after the microcontroller writes data to a first page of the plurality of pages, send a first interrupt to a host CPU external to the microcontroller; and process a second interrupt triggered by the host CPU, the second interrupt indicating a write by the CPU to the second page of the plurality of pages.
Need to check novelty before this filing date? Find Prior Art