Semiconducting substrate structure and methods for forming same

TW202635010APending Publication Date: 2026-08-16TAIWAN SEMICONDUCTOR MANUFACTURING CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
TW114117629
Authority / Receiving Office
TW · TW
Patent Type
Applications
Current Assignee / Owner
Priority Date
2025-02-07
Filing Date
2025-05-09
Publication Date
2026-08-16

Smart Images

  • Figure TWG2TA001072465_001
    Figure TWG2TA001072465_001
  • Figure TWG2TA001072465_002
    Figure TWG2TA001072465_002
  • Figure TWG2TA001072465_003
    Figure TWG2TA001072465_003
Patent Text Reader

Abstract

Methods for forming bias-controlled silicon-on-insulator (SOI) regions are disclosed, along with such substrates and integrated circuits thereon. A trench is formed in a base substrate, and a pickup channel is formed therein. A buried dielectric layer is formed over the pickup channel, and a semiconducting substrate is formed over the buried dielectric layer. A central layer of the pickup channel extends through the buried dielectric layer and is electrically connected to the semiconducting substrate. Other integrated circuits can be formed on the base substrate as well. This results in flexible design layouts.
Need to check novelty before this filing date? Find Prior Art