Semiconductor device and methods of formation

TW202635144APending Publication Date: 2026-08-16TAIWAN SEMICONDUCTOR MANUFACTURING CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
TW114129336
Authority / Receiving Office
TW · TW
Patent Type
Applications
Current Assignee / Owner
Priority Date
2025-06-06
Filing Date
2025-08-01
Publication Date
2026-08-16

Smart Images

  • Figure TWG2TA001072540_001
    Figure TWG2TA001072540_001
  • Figure TWG2TA001072540_002
    Figure TWG2TA001072540_002
  • Figure TWG2TA001072540_003
    Figure TWG2TA001072540_003
Patent Text Reader

Abstract

Electrically conductive material of an interconnect structure in an interconnect layer of a semiconductor device is deposited in a manner that reduces the likelihood of void formation in the interconnect structure. A recess may be formed in a dielectric layer in the interconnect layer. A seed layer may be deposited on sidewalls and on a bottom surface of the recess. An oxidation treatment operation may be performed to oxidize portions of the seed layer on the sidewalls of the recess, and an etch operation may be performed to etch the seed layer to remove the oxidized portions of the seed layer from the sidewalls. The remaining portions of the seed layer at the bottom of the recess is then used as a base on which additional material of the interconnect structure is deposited.
Need to check novelty before this filing date? Find Prior Art