Method for forming a multi-SOI substrate and multi-SOI structure
TW202635175APending Publication Date: 2026-08-16TAIWAN SEMICONDUCTOR MANUFACTURING CO LTD
View PDF 0 Cites 0 Cited by
Patent Information
- Application Number
- TW114117962
- Authority / Receiving Office
- TW · TW
- Patent Type
- Applications
- Current Assignee / Owner
- Priority Date
- 2025-02-11
- Filing Date
- 2025-05-13
- Publication Date
- 2026-08-16
Smart Images

Figure TWG2TA001072471_001 
Figure TWG2TA001072471_002 
Figure TWG2TA001072471_003
Abstract
Multi-SOI substrates and devices comprising the same are provided, along with methods for forming and using the same. The multi-SOI substrate can include a deep silicon-on-insulator (SOI) region and a shallow bias-controlled SOI region and integrated circuits thereon, or two shallow bias-controlled SOI regions. The base substrate is doped in multiple steps to form various layers, including a pickup layer in the shallow SOI region. The pickup layer is formed over a buried dielectric layer, and a semiconducting substrate is present over the pickup layer. A contact layer is formed upon the pickup layer. An isolation region is present over the contact layer, and an electrical contact is formed to the contact layer. The pickup layer is electrically connected to the semiconducting substrate. Other integrated circuits can be formed on the base substrate as well. This results in flexible design layouts.
Need to check novelty before this filing date? Find Prior Art