Substrate arrangement, method for producing an electronic assembly, and electronic assembly

TW202635178APending Publication Date: 2026-08-16HERAEUS ELECTRONIC GMBH & CO KG
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
TW115103004
Authority / Receiving Office
TW · TW
Patent Type
Applications
Current Assignee / Owner
Priority Date
2025-01-31
Filing Date
2026-01-26
Publication Date
2026-08-16

Smart Images

  • Figure TWG2TA001073415_001
    Figure TWG2TA001073415_001
  • Figure TWG2TA001073415_002
    Figure TWG2TA001073415_002
  • Figure TWG2TA001073415_003
    Figure TWG2TA001073415_003
Patent Text Reader

Abstract

The invention relates to a substrate arrangement, to a method for producing an electronic assembly and to an electronic assembly. The substrate arrangement comprises (a) a metal foil that comprises a metal foil upper side and a metal foil underside, wherein the metal foil comprises a copper layer that has a copper layer upper side and a copper layer underside, wherein the metal foil upper side is formed by the copper layer upper side, and (b) a contacting layer that is arranged on the metal foil underside, and wherein the copper layer upper side has an oxygen content in the range of
Need to check novelty before this filing date? Find Prior Art