Memory controller using a digital signal processor in transmitters to mitigate noise and distortion in memory links
TW202636303APending Publication Date: 2026-09-01MEDIATEK INC
View PDF 0 Cites 0 Cited by
Patent Information
- Application Number
- TW114137976
- Authority / Receiving Office
- TW · TW
- Patent Type
- Applications
- Current Assignee / Owner
- Priority Date
- 2025-09-23
- Filing Date
- 2025-10-01
- Publication Date
- 2026-09-01
Smart Images

Figure TWG2TA001074327_001 
Figure TWG2TA001074327_002 
Figure TWG2TA001074327_003
Abstract
A memory controller in an integrated circuit system includes a transmitter module. The transmitter module receives from a processor a bit stream including a given symbol to be transmitted according to pulse-amplitude-modulation (PAM) with N signal levels on a first lane of multiple lanes. The lanes connect the transmitter module to a memory module in the integrated circuit system. The transmitter module identifies parameters for cancelling crosstalk from other lanes on the first lane. The parameters are identified based on a pending transition in signal levels in each of the other lanes. The transmitter module superposes the parameters of the other lanes on the given symbol to adjust the given symbol on the first lane. A digital-to-analog converter (DAC) on the first lane generates an analog output to the memory module. The analog output represents the adjusted given symbol.
Need to check novelty before this filing date? Find Prior Art