Processes to deposit amorphous-silicon etch protection liner

TW202636858APending Publication Date: 2026-09-01APPLIED MATERIALS INC
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
TW115115853
Authority / Receiving Office
TW · TW
Patent Type
Applications
Current Assignee / Owner
Priority Date
2021-04-30
Filing Date
2022-04-18
Publication Date
2026-09-01

Smart Images

  • Figure TWG2TA001075362_001
    Figure TWG2TA001075362_001
  • Figure TWG2TA001075362_002
    Figure TWG2TA001075362_002
  • Figure TWG2TA001075362_003
    Figure TWG2TA001075362_003
Patent Text Reader

Abstract

Embodiments of the present disclosure generally relate to fabricating electronic devices, such as memory devices. In one or more embodiments, a method for forming a device includes forming a film stack on a substrate, where the film stack contains a plurality of alternating layers of oxide layers and nitride layers and has a stack thickness, and etching the film stack to a first depth to form a plurality of openings between a plurality of structures. The method includes depositing an etch protection liner containing amorphous-silicon on the sidewalls and the bottoms of the structures, removing the etch protection liner from at least the bottoms of the openings, forming a plurality of holes by etching the film stack in the openings to further extend each bottom of the openings to a second depth of the hole, and removing the etch protection liner from the sidewalls.
Need to check novelty before this filing date? Find Prior Art