Systems and methods for highly-parallel test thermal control

TW202636965APending Publication Date: 2026-09-01AEM SINGAPORE PTE LTD
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
TW114150845
Authority / Receiving Office
TW · TW
Patent Type
Applications
Current Assignee / Owner
Priority Date
2024-12-24
Filing Date
2025-12-23
Publication Date
2026-09-01

Smart Images

  • Figure TWG2TA001075009_001
    Figure TWG2TA001075009_001
  • Figure TWG2TA001075009_002
    Figure TWG2TA001075009_002
  • Figure TWG2TA001075009_003
    Figure TWG2TA001075009_003
Patent Text Reader

Abstract

Disclosed herein is a test handler and corresponding test system for thermally controlling a plurality of devices under test (DUTs) by use of one or more thermal heads, while they are being tested in parallel. In some embodiments, a thermal head comprises a heat exchanger assembly, a piston block assembly, and a match plate assembly. In some embodiments, each individual DUT may have its temperature controlled independently by components, such as individual heaters, within the thermal head. The test handler may comprise a T-tray loading area, a temperature pre-soak area, a testing area, a temperature de-soak area, and a JEDEC tray loading area. In some embodiments the pick and place mechanism in the T-tray loading area may change the pitch or grid location of DUTs picked from a transport medium on the fly to a different pitch or location grid to match the socket placement on the tester load board.
Need to check novelty before this filing date? Find Prior Art