Non-transitory storage medium, method of processing a semiconductor structure and process technology computer-aided design system

TW202638286APending Publication Date: 2026-09-16TAIWAN SEMICONDUCTOR MANUFACTURING CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
TW114117778
Authority / Receiving Office
TW · TW
Patent Type
Applications
Current Assignee / Owner
Priority Date
2025-03-13
Filing Date
2025-05-12
Publication Date
2026-09-16

Smart Images

  • Figure TWG2TA001076116_001
    Figure TWG2TA001076116_001
  • Figure TWG2TA001076116_002
    Figure TWG2TA001076116_002
  • Figure TWG2TA001076116_003
    Figure TWG2TA001076116_003
Patent Text Reader

Abstract

In process technology computer-aided design, a simulated three-dimensional after etch inspection (AEI) profile is generated by simulating etching of a semiconductor structure represented by a three-dimensional after-development inspection (ADI) profile using an iterative three-dimensional physical etch simulation. The simulated three-dimensional AEI profile is compared with a desired AEI profile or with an acquired AEI image. The iterative three-dimensional physical etch simulation may be a Particle Monte Carlo (PMC) etch simulation. The iterative three-dimensional physical etch simulation may be a Process Emulation (PE) etch simulation. The generating of the simulated three-dimensional AEI profile may further include simulating trimming of a patterned layer of the semiconductor structure performed by applying an ion beam treatment to the patterned layer. The simulation of the trimming may include modeling mechanical deformation of the patterned layer.
Need to check novelty before this filing date? Find Prior Art