Semiconductor memory devices and their manufacturing methods

TW202638732APending Publication Date: 2026-09-16KIOXIA CORP
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
TW114127439
Authority / Receiving Office
TW · TW
Patent Type
Applications
Current Assignee / Owner
Priority Date
2025-03-12
Filing Date
2025-07-21
Publication Date
2026-09-16

Smart Images

  • Figure TWG2TA001076210_001
    Figure TWG2TA001076210_001
  • Figure TWG2TA001076210_002
    Figure TWG2TA001076210_002
  • Figure TWG2TA001076210_003
    Figure TWG2TA001076210_003
Patent Text Reader

Abstract

An embodiment provides a semiconductor memory device and a method for manufacturing the same, which ensures higher reliability. The semiconductor memory device based on this embodiment includes: a stacked body, a semiconductor layer, a first insulating layer, a charge storage layer, a second insulating layer, and a third insulating layer. The stacked body is formed by alternately stacking conductive and insulating layers in a first direction. The semiconductor layer is disposed within the stacked body along the first direction. The first insulating layer is disposed between the stacked body and the semiconductor layer along the first direction. The charge storage layer is disposed between the stacked body and the first insulating layer along the first direction. The second insulating layer is disposed between the stacked body and the charge storage layer along the first direction. The third insulating layer has a first portion disposed between the conductive layer and the second insulating layer. The third insulating layer has two or more layers. The carbon concentration in the conductive layer side of the third insulating layer is higher than the carbon concentration in the other layers of the third insulating layer.
Need to check novelty before this filing date? Find Prior Art