Memory system

TW202638744APending Publication Date: 2026-09-16KIOXIA CORP
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
TW114122042
Authority / Receiving Office
TW · TW
Patent Type
Applications
Current Assignee / Owner
Priority Date
2025-03-06
Filing Date
2025-06-12
Publication Date
2026-09-16

Smart Images

  • Figure TWG2TA001076165_001
    Figure TWG2TA001076165_001
  • Figure TWG2TA001076165_002
    Figure TWG2TA001076165_002
  • Figure TWG2TA001076165_003
    Figure TWG2TA001076165_003
Patent Text Reader

Abstract

The purpose of this invention is to improve the durability of write / erase cycles. According to an embodiment, a memory system includes a memory device and a memory controller. The memory device includes: a memory cell array comprising a plurality of memory cells respectively connected to a plurality of word lines, a plurality of bit lines, and a group of one word line and one bit line; and a first circuit that, during a read operation of the first memory cell, samples a first voltage based on leakage current flowing in the first bit line connected to the first memory cell. The memory controller includes: a second circuit that manages information related to the first voltage and, during a write operation, selects an address of the memory cell array based on the information.
Need to check novelty before this filing date? Find Prior Art