System and method to optimize final tests with a three-stage machine learning approach using wafer test data

TW202638919APending Publication Date: 2026-09-16TERADYNE INC
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
TW114142850
Authority / Receiving Office
TW · TW
Patent Type
Applications
Current Assignee / Owner
Priority Date
2024-12-04
Filing Date
2025-11-04
Publication Date
2026-09-16

Smart Images

  • Figure TWG2TA001076387_001
    Figure TWG2TA001076387_001
  • Figure TWG2TA001076387_002
    Figure TWG2TA001076387_002
  • Figure TWG2TA001076387_003
    Figure TWG2TA001076387_003
Patent Text Reader

Abstract

The disclosure describes semiconductors test systems and related methods for performing semiconductor die final testing. Semiconductor dies may be tested in at least two stages: wafer tests and final die tests. The systems and methods of the disclosure reduce the amount of final die tests that are performed on semiconductor dies, using data from the wafer tests. A semiconductor test system may include a test probe to collect wafer test data from wafers each having a plurality of dies. The dimensionality of the wafer test data may be reduced, and the dies may may be clustered into die clusters using the dimensionally reduced data. Each die cluster may be clustered based on a likelihood that the cluster includes a failed die. The die clusters may be refined into smaller die clusters. Optionally, the smaller die clusters may be used to select at least some dies for final die testing.
Need to check novelty before this filing date? Find Prior Art