Network apparatus having merged packet processing mechanism

Abstract

A network apparatus having merged packet processing mechanism is provided. A packet transceiver circuit receives a first network packet from a first network. A picket transferring circuit independent from the packet transceiver circuit includes a determining circuit, a processing circuit, queuing circuits and a merging circuit. The determining circuit determines and selects under-transferring packets having a transferring requirement corresponding to a second network from the first network packets. The processing circuit performs packet-processing on the under-transferring packets according to the transferring requirement. The queuing circuits store the under-transferring packets to one of the queuing circuits according to the transferring requirement. The merging circuit performs a merging process to merge the under-transferring packets stored in one of the queuing circuits that matches merging criteria to be a merged packet. The packet transceiver circuit processes the merged packet to generate a second network packet to be transmitted to the second network.

Images