Boron passivation for gate oxide in transistors

TW202641053APending Publication Date: 2026-10-01APPLIED MATERIALS INC
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
TW114149432
Authority / Receiving Office
TW · TW
Patent Type
Applications
Current Assignee / Owner
Priority Date
2024-12-16
Filing Date
2025-12-16
Publication Date
2026-10-01

Smart Images

  • Figure TWG2TA001078825_001
    Figure TWG2TA001078825_001
  • Figure TWG2TA001078825_002
    Figure TWG2TA001078825_002
  • Figure TWG2TA001078825_003
    Figure TWG2TA001078825_003
Patent Text Reader

Abstract

Disclosed herein is a method to create a transistor such as a boron-passivated interface in a silicon carbide power metal oxide semiconductor field effect transistors (MOSFET). The method includes passivating a top interface of a substrate, such as a silicon carbide substrate, with a diborane treatment, depositing an oxide cap layer on the boron-passivated interface, performing a nitridation of the oxide cap layer, and depositing a gate oxide layer on the nitrided cap layer. In another aspect, a boron-passivated interface in a transistor is described.
Need to check novelty before this filing date? Find Prior Art