Semiconductor structure and method of fabricating the same

TW202641351APending Publication Date: 2026-10-01TAIWAN SEMICONDUCTOR MANUFACTURING CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
TW114117270
Authority / Receiving Office
TW · TW
Patent Type
Applications
Current Assignee / Owner
Priority Date
2025-03-18
Filing Date
2025-05-08
Publication Date
2026-10-01

Smart Images

  • Figure TWG2TA001078119_001
    Figure TWG2TA001078119_001
  • Figure TWG2TA001078119_002
    Figure TWG2TA001078119_002
  • Figure TWG2TA001078119_003
    Figure TWG2TA001078119_003
Patent Text Reader

Abstract

Bonded die structures including a first semiconductor die having a back-side power distribution network (PDN) and at least one additional functional die bonded to the first semiconductor die at a bonding interface. The additional functional die may include a memory die bonded over a front side of the first semiconductor die opposite the PDN. Alternatively, or in addition, the at least one functional die may include a deep trench capacitor (DTC) die bonded over the PDN on the back side of the first semiconductor die. Various embodiments may provide increased functionality of a bonded die structure with improved signal integrity and power integrity.
Need to check novelty before this filing date? Find Prior Art