Power consumption optimization method

TW202642346APending Publication Date: 2026-10-16MITAC COMPUTING TECH
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
TW114114082
Authority / Receiving Office
TW · TW
Patent Type
Applications
Current Assignee / Owner
Filing Date
2025-04-14
Publication Date
2026-10-16

Smart Images

  • Figure TWG2TA001080387_001
    Figure TWG2TA001080387_001
  • Figure TWG2TA001080387_002
    Figure TWG2TA001080387_002
  • Figure TWG2TA001080387_003
    Figure TWG2TA001080387_003
Patent Text Reader

Abstract

A power consumption optimization method applicable to a server system. The server system includes a processor, a plurality of memory channels and a plurality of memory slots. The power consumption optimization method includes: (a) reading, by the processor, first data to determine whether at least one memory module is inserted into the memory slots; (b) in response to determining that the at least one memory module is inserted into the plurality of memory channels, determining, by the processor, whether previous memory configuration information matches current memory configuration information; (c) in response to determining that the previous memory configuration information does not match the current memory configuration information, generating, by the processor, mapping data based on the current memory configuration information; (d) generating, by the processor, a bitmap based on the mapping data; and (e) rebooting, by the processor, the server system.
Need to check novelty before this filing date? Find Prior Art