Universal flash storage (UFS) link equalization configuration using equalization setting descriptors or setting attributes
TW202642359APending Publication Date: 2026-10-16QUALCOMM INC
View PDF 0 Cites 0 Cited by
Patent Information
- Application Number
- TW115104816
- Authority / Receiving Office
- TW · TW
- Patent Type
- Applications
- Current Assignee / Owner
- Priority Date
- 2025-04-08
- Filing Date
- 2026-02-06
- Publication Date
- 2026-10-16
Smart Images

Figure TWG2TA001081089_001 
Figure TWG2TA001081089_002 
Figure TWG2TA001081089_003
Abstract
This disclosure provides systems, methods, and devices for memory systems that support efficiently identifying link equalization configuration settings. A memory controller of a host device couples the host device to a memory system. The memory controller stores a set of of transmitter equalization settings of the host device and the memory system in a transmitter equalization setting descriptor and / or a transmitter equalization setting attributes of the memory system. Upon bootup, the memory controller reads and applies the set of transmitter equalization settings to the host device and the memory system to facilitate high-speed communication over the interface.
Need to check novelty before this filing date? Find Prior Art
