Method of forming semiconductor package including semiconductor chips and related semiconductor package

TW202643030APending Publication Date: 2026-10-16SK HYNIX INC
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
TW115107394
Authority / Receiving Office
TW · TW
Patent Type
Applications
Current Assignee / Owner
Priority Date
2025-04-10
Filing Date
2026-03-02
Publication Date
2026-10-16

Smart Images

  • Figure TWG2TA001081157_001
    Figure TWG2TA001081157_001
  • Figure TWG2TA001081157_002
    Figure TWG2TA001081157_002
  • Figure TWG2TA001081157_003
    Figure TWG2TA001081157_003
Patent Text Reader

Abstract

A method of forming a semiconductor package includes forming a carrier chip including a base chip, a silicon layer, and an adhesive layer between the base chip and the silicon layer. A core chip is stacked on a wafer including a top chip. The carrier chip is stacked on the core chip. An encapsulation layer is formed on the wafer to cover the core chip and the carrier chip. The silicon layer and the adhesive layer are removed. The encapsulation layer and the wafer are diced.
Need to check novelty before this filing date? Find Prior Art