Display panel and display device

BR112025021025A2Pending Publication Date: 2026-08-25
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
BR112025021025
Authority / Receiving Office
BR · BR
Patent Type
Applications
Publication Date
2026-08-25

Smart Images

  • Figure 00000000_0000_ABST
    Figure 00000000_0000_ABST
Patent Text Reader
Need to check novelty before this filing date? Find Prior Art

Description

1 / 26 DISPLAY PANEL AND DISPLAY DEVICE TECHNICAL FIELD

[0001] This application relates to the field of display technology and, specifically, to a display panel and a display device. BACKGROUND

[0002] Currently, the luminescent quality of pixels in an OLED display panel is affected by a plurality of factors, where research related to the influence of pixel flatness on pixel luminescent quality is relatively scarce. The principle of how pixel flatness affects pixel luminescent quality is as follows: if a pixel surface is not flat, for example, in an irregular shape, when external light irradiates a screen body, the reflection on the pixel surface will also be intensified, and various diffuse reflection phenomena will occur. At this point, the light-emitting surface of the display panel will exhibit colored reflected light, and this phenomenon is known as color separation.

[0003] As shown in FIG. 1, when the pixel surface is flat, the reflection range of light reflected from the pixel surface is small, and human eyes will not see the reflected light at a wide viewing angle; therefore, the color separation phenomenon of the display panel is also relatively small. As shown in FIG. 2, when the pixel surface is not flat, diffuse reflection will occur on the pixel surface, and human eyes will still be able to see the reflected light at a wide viewing angle, and at this point, the display panel will show a relatively serious color separation phenomenon.

[0004] Therefore, to reduce the phenomenon of color separation on the display panel, it is necessary to make the pixels as flat as possible. TECHNICAL ISSUES

[0005] This application provides a display panel and a Petition 870250088539, dated 09 / 30 / 2025, page 13 / 67 2 / 26 display device, which can effectively improve the flatness of pixel electrodes on the display panel, and are beneficial in reducing or even eliminating the phenomenon of color separation on the display panel. TECHNICAL SOLUTIONS

[0006] This application provides a display panel, including: a base substrate; an insulating layer, arranged on one side of the base substrate; where the insulating layer includes a plurality of first grooves; a first layer of metal, arranged on one side of the insulating layer away from the base substrate; wherein the first layer of metal includes a plurality of first traces arranged in a one-to-one correspondence with the plurality of first grooves, and the first traces are arranged in the corresponding first grooves; a first planarization layer, arranged on one side of the first metal layer away from the base substrate; where the first planarization layer continuously covers the first traces and the insulating layer; and an electrode layer, arranged on one side of the first planarization layer, away from the base substrate; where the electrode layer includes a plurality of pixel electrodes, and the pixel electrodes are arranged to be at least partially overlapping with the corresponding first traces.

[0007] This application additionally provides a display panel, including: a base substrate; a first layer of metal, arranged on one side of the base substrate; where the first layer of metal includes a plurality of first traces; a first planar layer, arranged on one side of the first metal layer away from the base substrate; where the first Petition 870250088539, dated 09 / 30 / 2025, p. 14 / 67 The 3 / 26 planarization layer continuously covers the first traces and the base substrate; a second metal layer, arranged on one side of the first planar layer away from the base substrate; wherein the second metal layer includes a plurality of second strokes, and the second strokes are arranged so as not to overlap the first strokes; a second planarization layer, arranged on one side of the second metal layer away from the base substrate; wherein the second planarization layer continuously covers the second traces and the first planarization layer; and an electrode layer, arranged on one side of the second planarization layer, away from the base substrate; wherein the electrode layer includes a plurality of pixel electrodes, and the pixel electrodes are arranged to be at least partially overlapping the corresponding first traces and the corresponding second traces.

[0008] The present invention further provides a display device, including the display panel described above; wherein the display panel further includes a functional light-emitting layer located on the pixel electrodes. BRIEF DESCRIPTION OF THE DRAWINGS

[0009] The technical solutions and other beneficial effects of this application will be evident from the following detailed description of the specific embodiments of this application, together with the attached drawings.

[0010] Figure 1 is a schematic diagram of light reflection on an incident light side of a display panel when a pixel surface on an exemplary display panel is flat.

[0011] Figure 2 is a schematic diagram of light reflection on the light-incident side of the display panel when the pixel surface on the exemplary display panel is irregular.

[0012] Figure 3 is a schematic diagram of a structure Petition 870250088539, dated 09 / 30 / 2025, page 15 / 67 4 / 26 partial view of an exemplary display panel.

[0013] Figure 4 is a schematic diagram of a partial structure of a display panel provided in an embodiment of the present application.

[0014] Figure 5 is a schematic diagram of a partial structure of a matrix substrate provided in an embodiment of the present application.

[0015] Figure 6 is a schematic diagram of a partial structure of another matrix substrate provided in an embodiment of the present application.

[0016] Figure 7 is a schematic diagram of a partial structure of yet another matrix substrate provided in an embodiment of the present application.

[0017] Figure 8 is a schematic diagram of a partial structure of yet another matrix substrate provided in an embodiment of the present application. DETAILED DESCRIPTION

[0018] This application provides a display panel, including: a base substrate; an insulating layer, arranged on one side of the base substrate; where the insulating layer includes a plurality of first grooves; a first layer of metal, arranged on one side of the insulating layer away from the base substrate; wherein the first layer of metal includes a plurality of first traces arranged in a one-to-one correspondence with the plurality of first grooves, and the first traces are arranged in the corresponding first grooves; A first planar layer, arranged on one side of the first metal layer away from the base substrate; where the first planar layer continuously covers the first traces and the insulating layer; and an electrode layer, arranged on one side of the first layer. Petition 870250088539, dated 09 / 30 / 2025, p. 16 / 67 5 / 26 planarization, away from the base substrate; where the electrode layer includes a plurality of pixel electrodes, and the pixel electrodes are arranged to be at least partially overlapping with the first corresponding traces.

[0019] Optionally, the first planarization layer includes a plurality of second grooves; and the display panel additionally includes a second metal layer and a second planarization layer disposed between the first planarization layer and the electrode layer; where the second metal layer is arranged on one side of the first planarization layer away from the base substrate, the second metal layer includes a plurality of second traces arranged in one-to-one correspondence with the plurality of second grooves, and the second traces are arranged in the corresponding second grooves; and the second planarization layer is arranged on one side of the second metal layer away from the base substrate, and the second planarization layer continuously covers the second traces and the first planarization layer.

[0020] Optionally, the pixel electrodes are additionally arranged to be at least partially overlapping the corresponding second traces; and the first traces and the second traces are arranged to be at least partially overlapping each other.

[0021] Optionally, the pixel electrodes are additionally arranged to be at least partially overlapping the corresponding second traces; and the first traces are arranged so as not to overlap the second traces.

[0022] Optionally, the depth of the first groove is greater than 0 and less than or equal to the thickness of the first stroke; and the depth of the second groove is greater than 0 and less than or equal to the thickness of the second stroke.

[0023] the present application additionally provides a display panel, including: Petition 870250088539, dated 09 / 30 / 2025, page 17 / 67 6 / 26 a base substrate; a first layer of metal, arranged on one side of the base substrate; where the first layer of metal includes a plurality of first traces; a first planarization layer, arranged on one side of the first metal layer away from the base substrate; where the first planarization layer continuously covers the first traces and the base substrate; a second metal layer, arranged on one side of the first planar layer away from the base substrate; wherein the second metal layer includes a plurality of second strokes, and the second strokes are arranged so as not to overlap the first strokes; a second planarization layer, arranged on one side of the second metal layer away from the base substrate; wherein the second planarization layer continuously covers the second traces and the first planarization layer; and an electrode layer, arranged on one side of the second planarization layer, away from the base substrate; wherein the electrode layer includes a plurality of pixel electrodes, and the pixel electrodes are arranged to be at least partially overlapping the corresponding first traces and the corresponding second traces.

[0024] Optionally, the display panel additionally includes an insulating layer located between the base substrate and the first metal layer; wherein the insulating layer includes a plurality of first grooves arranged in a one-to-one correspondence with the plurality of first traces, and the first traces are arranged in the corresponding first grooves; where the first planarization layer includes a plurality of second grooves arranged in one-to-one correspondence with the plurality of second strokes, and the second strokes are Petition 870250088539, dated 09 / 30 / 2025, page 18 / 67 7 / 26 arranged in the corresponding second slots.

[0025] Optionally, one side of the pixel electrode away from the base substrate is in a planar format; the first planarization layer includes a first planar portion covering the first traces and a second planar portion covering the base substrate; and the second planarization layer includes a third planar portion covering the second traces and a fourth planar portion covering the first planarization layer; where a ratio between the thickness of the first flat portion and a thickness of the first trace is equal to the ratio between a thickness of the third flat portion and a thickness of the second trace; and a ratio between the thickness of the first flat portion and a thickness of the second flat portion, and a ratio between the thickness of the third flat portion and a thickness of the fourth flat portion are both shown in the following formula: d1 = 6200 - 0.16 x d2 where d1 represents the thickness of the first flat portion and d2 represents the thickness of the second flat portion, or d1 represents the thickness of the third flat portion and d2 represents the thickness of the fourth flat portion; and one unit of d2 is an angstrom.

[0026] Optionally, the thickness of the first stroke is equal to the thickness of the second stroke; the thickness of the first flat portion is equal to the thickness of the third flat portion; and the thickness of the second flat portion is equal to the thickness of the fourth flat portion.

[0027] The present invention further provides a display device, including the display panel described above; wherein the display panel further includes a functional light-emitting layer located on the pixel electrodes.

[0028] For the display panel and display device provided by the present application, by arranging the first grooves in the insulating layer and arranging the first traces in the first metal layer in the corresponding first grooves, the flatness of the entire first planar layer can be effectively achieved. Petition 870250088539, dated 09 / 30 / 2025, page 19 / 67 8 / 26 improved, thus effectively improving the flatness of the pixel electrodes located in the first planarization layer; alternatively, by arranging the first traces in the first metal layer and the second traces in the second metal layer in a non-overlapping manner, the flatness of the second planarization layer located above the first and second traces can be effectively improved, thus effectively improving the flatness of all pixel electrodes;Therefore, by forming the light-emitting functional layer on the surface of the pixel electrodes provided by the present application, protrusions on the surface of the light-emitting functional layer can be avoided, which is beneficial for improving the flatness of the surface of the light-emitting functional layer, i.e., the flatness of the entire pixel surface can be improved, so that the phenomenon of color separation during the display of the display panel can be effectively reduced or even eliminated, thus improving the display effect.

[0029] The technical solutions in the embodiments of this application will be described clearly and completely below, together with the attached drawings in the embodiments of this application. Obviously, the embodiments described are only some, and not all, of the embodiments of this application. Based on the embodiments of this application, all other embodiments obtained by those skilled in the art, without the need for creative work, will be covered by the scope of protection of this application.

[0030] In the description of the present application, it should be understood that terms such as center, longitudinal, transversal, length, width, thickness, top, bottom, front, back, left, right, vertical, horizontal, top, bottom, inside, outside, clockwise, counterclockwise indicate orientations or positional relationships based on the orientations or positional relationships shown in the drawings, which are for convenience only. Petition 870250088539, dated 09 / 30 / 2025, page 20 / 67 9 / 26 describe the present application and simplify the description, rather than indicating or implying that the device or element in question must have a specific orientation, be constructed and operated in a specific orientation, and therefore cannot be understood as a limitation to the present application. Furthermore, the terms "first" and "second" are used for descriptive purposes only and cannot be understood as indicating or implying relative importance or implicitly indicating the number of technical features indicated. Therefore, the features defined with "first" and "second" may include, explicitly or implicitly, one or more of the features. In the description of the present application, "a plurality of" means two or more, unless otherwise clearly and specifically defined.

[0031] In the present application, unless otherwise specified and limited, a first feature that is above or below a second feature may include the first and second features being in direct contact, or may include the first and second features not being in direct contact but in contact through another feature between them. Furthermore, a first feature that is in, above, and over a second feature includes the first feature being directly above and obliquely above the second feature, or simply means that the first feature is at a higher horizontal level than the second feature.A first feature that is under, below, and beneath a second feature includes the first feature being directly below and obliquely below the second feature, or simply means that the first feature is at a lower horizontal level than the second feature.

[0032] The following disclosure provides various implementations or examples for carrying out different structures of the present application. To simplify the disclosure of the present application, the Petition 870250088539, dated 09 / 30 / 2025, p. 21 / 67 10 / 26 specific example components and configurations are described below. Obviously, these are merely examples and are not intended to limit the present application. Furthermore, the present application may repeat reference numbers and / or letters in different examples, and such repetition is for the purpose of simplification and clarity, and does not, by itself, indicate the relationship between the various implementations and / or configurations discussed. Additionally, the present application provides examples of several specific processes and materials, but those skilled in the art may be aware of the application of other processes and / or the use of other materials.

[0033] After research, the inventor discovered that metal traces (such as source / drain (SD) traces) under the pixels of an OLED display panel likely cause planarization layer (PLN) protrusions, resulting in protrusions on the pixel electrode surface (such as the anode layer ANO), making the pixel surface irregular. As shown in Figure 3, the pixel electrode surface irregularity caused by double-layer SD traces (including SD1 and SD2) is more severe, especially when the two SD trace layers are arranged in a completely overlapping manner, the pixel electrode surface protrusion phenomenon is more evident. The pixel electrode surface protrusion causes the entire pixel surface to bulge, and the pixel surface irregularity will lead to diffuse reflection on the pixel surface, causing the display panel to exhibit a severe color separation phenomenon during display.In order to reduce or even eliminate the phenomenon of color separation of the display panel, the present application provides a display panel and a display device, and specific reference is made to the descriptions of the following embodiments.

[0034] As shown in Figure 3.4 and Figure 5, an embodiment of the present application provides a display panel 1, and the display panel 1 includes a base substrate 2, an insulating layer 3, a first metal layer 4, a first planarization layer Petition 870250088539, dated 09 / 30 / 2025, page 22 / 67 11 / 26 5, and an electrode layer 6.

[0035] Specifically, the base substrate 2, the insulating layer 3, the first metal layer 4, the first planarization layer 5, and the electrode layer 6 constitute a matrix substrate 10 of the display panel 1.

[0036] Specifically, base substrate 2 includes a thin-film transistor array layer (not shown in the figure).

[0037] Specifically, the insulating layer 3 is arranged on one side of the base substrate 2, and the insulating layer 3 includes a plurality of first grooves 7. It can be understood that the depth of the first groove 7 is less than the thickness of the insulating layer 3, and the openings of the first grooves 7 are located on the side of the insulating layer 3 away from the base substrate 2.

[0038] Specifically, insulating layer 3 can be an inorganic insulating layer, such as an inter-layer dielectric (ILD) layer, but is not limited to that.

[0039] Specifically, the first grooves 7 can be formed by means of exposure, development and etching processes. When through holes or other slit structures need to be formed in the insulating layer 3, the first grooves 7 can be formed in the same process as the through holes or other slit structures; for example, the insulating layer 3 is first exposed and revealed using a halftone mask and then the patterned insulating layer 3 is obtained using an etching process.

[0040] Specifically, the first metal layer 4 is arranged on the side of the insulating layer 3 away from the base substrate 2, and is electrically connected to the thin-film transistor array layer. The first metal layer 4 includes a plurality of first traces 8 arranged in one-to-one correspondence with the plurality of first grooves 7, and the first Petition 870250088539, dated 09 / 30 / 2025, page 23 / 67 12 / 26 strokes 8 are arranged in the first 7 corresponding grooves.

[0041] Specifically, the depth of the first groove 7 is greater than 0 and less than or equal to the thickness of the first stroke 8. The inventor discovered, through experimental research, that the first strokes 8 cause protrusions in the first upper planarization layer 5, and the ratio between the thickness of the protruding part of the first planarization layer 5 and the thickness of the first stroke 8 is greater than 0 and less than 1; for example, the ratio between the thickness of the protruding part of the first planarization layer 5 and the thickness of the first stroke 8 is 0.5. Therefore, in a preferred embodiment, the depth of the first groove 7 is greater than 0 and less than the thickness of the first stroke 8; for example, the depth of the first groove 7 is equal to 0.5 times the thickness of the first stroke 8.

[0042] It should be noted that the thickness mentioned in the embodiments of this application refers to the thickness of the film layer in the direction perpendicular to the base substrate 2, and the depth refers to the depth of the groove in the direction perpendicular to the base substrate 2.

[0043] Specifically, the first 8 traces could be the source / drain (SD) electrodes of the thin-film transistor, or they could be connecting lines, which is not limited to here.

[0044] It can be understood that the arrangement of the first 8 strokes in the corresponding first 7 grooves can effectively reduce the height difference between the first 8 strokes and the insulating layer 3.

[0045] Specifically, the first planarization layer 5 is arranged on the side of the first metal layer 4 away from the base substrate 2; where the first planarization layer 5 continuously covers the first traces 8 and the insulating layer 3.

[0046] Specifically, the material of the first planarization layer 5 is organic material.

[0047] It can be understood that, due to the arrangement of the first Petition 870250088539, dated 09 / 30 / 2025, p. 24 / 67 13 / 26 grooves 7, the height difference between the first grooves 8 and the insulating layer 3 is small; therefore, during the formation of the first planarization layer 5, the planarization layer material exhibits good leveling properties, and the first planarization layer 5 with a flat top surface (i.e., the side opposite the base substrate 2) can be formed. In other words, the arrangement of the first grooves 7 is beneficial for the formation of the first planarization layer 5 with a flat top surface.

[0048] Specifically, electrode layer 6 is arranged on the side of the first planarization layer 5 opposite the base substrate 2; wherein electrode layer 6 includes a plurality of pixel electrodes 9, and pixel electrodes 9 are arranged to be at least partially overlapping the corresponding first traces 8.

[0049] In a specific implementation, the 9 pixel electrodes are arranged to be completely overlapped with the corresponding first 8 traces.

[0050] In a specific implementation, as shown in FIG. 4, the display panel 1 is an OLED display panel, the pixel electrodes 9 are anodes (ANO), and a light-emitting functional layer 11 and a cathode layer 12 are sequentially formed on the pixel electrodes 9.

[0051] Since pixel electrodes 9 are formed in the first planarization layer 5 and the top surface of the first planarization layer 5 has a planar shape, the top surface of pixel electrodes 9 (i.e., the side opposite the base substrate 2) also has a planar shape. Therefore, the top surfaces of the light-emitting functional layer 11 and the cathode layer 12, formed sequentially in pixel electrodes 9, also have a planar shape, making the entire pixel surface planar.

[0052] It is understood that the pixel described in the present application can be understood as a unitary structure that includes the pixel electrode 9, the light-emitting functional layer 11 and the layer of Petition 870250088539, dated 09 / 30 / 2025, page 25 / 67 14 / 26 cathode 12 arranged in correspondence with pixel electrode 9, or a unitary structure that includes pixel electrode 9 and light-emitting functional layer 11.

[0053] Specifically, as shown in FIG. 4, the display panel 1 additionally includes, but is not limited to, a pixel definition layer 13, an encapsulation layer 14, and a protective layer 15. The pixel definition layer 13 is located in the first planarization layer 5, and the pixel definition layer 13 includes a plurality of pixel apertures arranged in one-to-one correspondence with the plurality of pixel electrodes 9. The pixel apertures expose some or all of the corresponding pixel electrodes 9, and some or all of the light-emitting functional layer 11 is formed in the pixel apertures. The encapsulation layer 14 is arranged on the side of the cathode layer 12 away from the base substrate 2, and the protective layer 15 is arranged on the side of the encapsulation layer 14 away from the base substrate 2.

[0054] It should be noted that the area where the pixel electrodes 9 are located in the embodiments of the present invention is a pixel area or a light-emitting area, and the positions of the first grooves 7 are not limited to the pixel area, but may also be located in a non-pixel area or in a non-light-emitting area outside the pixel area. That is, the upper surface of the entire first planarization layer 5 in the embodiments of the present invention has a flat shape, and this design is beneficial for further improving the flatness of the light-emitting functional layer 11 and the cathode layer 12, thus further improving the flatness of the pixel surface.

[0055] In embodiments of the present application, by arranging the first grooves 7 in the insulating layer 3 and arranging the first traces 8 in the first metal layer 4 in the corresponding first grooves 7, the flatness of the entire first planar layer 5 can be effectively improved, thus improving Petition 870250088539, dated 09 / 30 / 2025, p. 26 / 67 15 / 26 effectively the flatness of the pixel electrodes 9 located in the first planarization layer 5. Therefore, by forming the light-emitting functional layer 11 on the surface of the pixel electrodes 9 provided in embodiments of the present application, protrusions on the surface of the light-emitting functional layer 11 can be avoided, which is beneficial to improve the flatness of the surface of the light-emitting functional layer 11, i.e., the flatness of the entire pixel surface can be improved, so that the phenomenon of color separation during the display of the display panel 1 can be effectively reduced or even eliminated, thus improving the display effect.

[0056] As shown in FIG. 4 and FIG. 6, the embodiments of the present application additionally provide a display panel 1, which differs from previous embodiments in the structure of the matrix substrate 10. Specifically, in the embodiments of the present application, the first planarization layer 5 includes a plurality of second grooves 16; the display panel 1 additionally includes a second metal layer 17 and a second planarization layer 18 arranged between the first planarization layer 5 and the electrode layer 6. The second metal layer 17 is arranged on the side of the first planarization layer 5 away from the base substrate 2, the second metal layer 17 includes a plurality of second traces 19 arranged in a one-to-one correspondence with the plurality of second grooves 16, and the second traces 19 are arranged in the corresponding second grooves 16.The second planarization layer 18 is arranged on the side of the second metal layer 17 away from the base substrate 2, and the second planarization layer 18 continuously covers the second traces 19 and the first planarization layer 5.

[0057] Specifically, the depth of the second groove 16 is less than the thickness of the first planarization layer 5, and the openings of the second grooves 16 are located on the side of the first planarization layer 5 away from the base substrate. Petition 870250088539, dated 09 / 30 / 2025, page 27 / 67 16 / 26 .

[0058] Specifically, the depth of the second groove 16 is greater than 0 and less than or equal to the thickness of the second stroke 19. In a preferred implementation, the depth of the second groove 16 is greater than 0 and less than the thickness of the second stroke 19.

[0059] Specifically, the second grooves 16 can be formed by means of exposure, development and engraving processes. When through holes or other slot structures need to be formed in the first planarization layer 5, the second grooves 16 can be formed in the same process as the through holes or other slot structures.

[0060] Specifically, the second slots 19 can be the source / drain electrodes of the thin-film transistor, or they can be connecting lines, which is not limited to here. It can be understood that the arrangement of the second slots 19 in the corresponding second slots 16 can effectively reduce the height difference between the second slots 19 and the first planarization layer 5.

[0061] Specifically, the material of the second planarization layer 18 is organic material. In a specific implementation manner, the material of the second planarization layer 18 and the first planarization layer 5 are the same.

[0062] It can be understood that, due to the arrangement of the first grooves 7 and the second grooves 16, the height difference between the first tracks 8 and the insulating layer 3 is small, and the height difference between the second tracks 19 and the first planarization layer 5 is small. Therefore, during the formation of the second planarization layer 18, the planarization layer material exhibits good leveling properties, allowing the formation of the second planarization layer 18 with a flat surface. That is, the arrangement of the first grooves 7 and the second grooves 16 is beneficial for the formation of the second planarization layer. Petition 870250088539, dated 09 / 30 / 2025, page 28 / 67 17 / 26 with a flat top surface (i.e., the side opposite the base substrate 2).

[0063] Specifically, the pixel electrodes 9 are additionally arranged to overlap, at least partially, the corresponding second traces 19. It can be understood that both the first traces 8 and the second traces 19 are located below the pixel electrodes 9. In a specific implementation, as shown in FIG. 6, the pixel electrodes 9 are arranged to completely overlap the first traces 8 and the second traces 19.

[0064] It should be noted that the pixel electrodes 9 being arranged to be completely superimposed on the first traces 8 and the second traces 19 means that the orthographic projection of the pixel electrodes 9 onto the base substrate 2 completely covers the orthographic projections of the first traces 8 and the second traces 19 onto the base substrate 2.

[0065] In a specific implementation, the first 8 strokes and the second 19 strokes are arranged to be at least partially overlapping; for example, as shown in Figure 6, the first 8 strokes and the second 19 strokes are arranged to be completely overlapping.

[0066] In existing technology, without improving the film layer structure, the complete overlapping arrangement of two trace layers will seriously affect the flatness of the planarization layer, resulting in low flatness of the pixel electrodes and the phenomenon of color separation during display panel display. However, in embodiments of the present application, by providing the first grooves 7 and the second grooves 16, the first traces 8 and the second traces 19 are arranged respectively in the corresponding first grooves 7 and second grooves 16, which effectively improves the flatness of the second planarization layer 18 and the pixel electrodes 9, effectively reducing or even eliminating the phenomenon of Petition 870250088539, dated 09 / 30 / 2025, page 29 / 67 18 / 26 color separation during display panel 1.

[0067] For example, in display panel 1 provided in the embodiments of the present application, the first traces 8 and the second traces 19 are arranged in a completely overlapping manner, the thickness of the insulating layer 3 is approximately 500 nm, and the thickness of the first planarization layer 5 is approximately 15,000 nm. According to the analysis of sections by scanning electron microscopy (SEM), when there are no grooves in the insulating layer 3 and the first planarization layer 5, protrusions will appear on the surface of the pixel electrodes 9, and the height of the protrusions is approximately 300 nm. For the display panel, based on the non-alteration of the thicknesses of the film layers, when the sum of the depths of the first groove 7 and the second groove 16 is controlled to approximately 300 nm, pixel electrodes 9 with flat upper surfaces can be obtained.It can be understood that, for the display panel, the depths of the first groove 7 and the second groove 16 can be adjusted within the range greater than 0 and less than 300 nm, provided that the sum of the depths of the first groove 7 and the second groove 16 is approximately 300 nm.

[0068] In another specific implementation method, the first 8 traces are arranged so as not to overlap the second 19 traces. For example, as shown in FIG. 7, the orthographic projection of the first 8 traces onto the base substrate 2 is adjacent to the orthographic projection of the second 19 traces onto the base substrate 2. Based on the provision of the first 7 grooves and the second 16 grooves, arranging the first 8 traces and the second 19 traces in a non-overlapping manner can reduce the height difference between the first 8 traces and the second 19 traces, which is beneficial for further improving the flatness of the second planarization layer 18 and the pixel electrodes 9, effectively reducing or even eliminating the color separation phenomenon of the display panel 1. Petition 870250088539, dated 09 / 30 / 2025, page 30 / 67 19 / 26

[0069] It should be noted that, in embodiments of the present application, the area where the pixel electrodes 9 are located is a pixel area or a light-emitting area, while the positions of the first grooves 7 and the second grooves 16 are not limited to the pixel area, but may also be located in a non-pixel area or in a non-light-emitting area outside the pixel area. That is, the upper surface of the entire second planarization layer 18 in embodiments of the present invention has a flat shape, and this design is beneficial for further improving the flatness of the light-emitting functional layer 11 and the cathode layer 12, thus further improving the flatness of the pixel surface.

[0070] It can be understood that the embodiments of the present application do not limit the number of metal layers, and the traces in each metal layer can be arranged in the corresponding grooves to improve the flatness of the pixel electrodes 9.

[0071] In embodiments of the present application, by arranging the first grooves 7 in the insulating layer 3, the second grooves 16 in the first planarization layer 5 and the first traces 8 in the first metal layer 4 and the second traces 19 in the second metal layer 17 in the corresponding first grooves 7 and second grooves 16, respectively, the flatness of the entire second planarization layer 18 can be effectively improved, thus effectively improving the flatness of the pixel electrodes 9 located in the second planarization layer 18.Therefore, by forming the light-emitting functional layer 11 on the surface of the pixel electrodes 9 provided in embodiments of the present application, protrusions on the surface of the light-emitting functional layer 11 can be avoided, which is beneficial to improve the flatness of the surface of the light-emitting functional layer 11, i.e., the flatness of the entire pixel surface can be improved, so that the phenomenon of color separation during the display of the display panel 1 can be effectively reduced or even eliminated. Petition 870250088539, dated 09 / 30 / 2025, page 31 / 67 20 / 26 eliminated, thus improving the display effect.

[0072] As shown in FIG. 4 and FIG. 8, the embodiments of the present application additionally provide a display panel 1, and the display panel 1 includes a base substrate 21, a first metal layer 22, a first planarization layer 23, a second metal layer 24, a second planarization layer 25, and an electrode layer 26.

[0073] Specifically, the base substrate 21, the first metal layer 22, the first planarization layer 23, the second metal layer 24, the second planarization layer 25 and the electrode layer 26 constitute the matrix substrate 20.

[0074] Specifically, the 21 base substrate includes a thin-film transistor array layer (not shown in the figure).

[0075] Specifically, the first metal layer 22 is arranged on one side of the base substrate 21, and the first metal layer 22 includes a plurality of first traces 27. The first traces 27 may be the source / drain (SD) electrodes of the thin-film transistor, or they may be connecting lines, which is not limited to here.

[0076] Specifically, the first planarization layer 23 is arranged on the side of the first metal layer 22 away from the base substrate 21, and the first planarization layer 23 continuously covers the first traces 27 and the base substrate 21.

[0077] Specifically, the material of the first planarization layer 23 is organic material.

[0078] Specifically, the second metal layer 24 is arranged on the side of the first planarization layer 23 away from the base substrate 21; the second metal layer 24 includes a plurality of second traces 28, and the second traces 28 are arranged so as not to overlap the first traces 27.

[0079] It should be noted that the second strokes 28 being arranged so as not to overlap the first strokes 27 means that the Petition 870250088539, dated 09 / 30 / 2025, p. 32 / 67 21 / 26 The distance between the orthographic projection of the second strokes 28 onto the base-21 substrate and the orthographic projection of the first strokes 27 onto the base-21 substrate is greater than or equal to 0.

[0080] In a preferred implementation, the distance between the orthographic projection of the second strokes 28 onto the base-21 substrate and the orthographic projection of the first strokes 27 onto the base-21 substrate is equal to 0. That is, the orthographic projection of the second strokes 28 onto the base-21 substrate is adjacent to the orthographic projection of the first strokes 27 onto the base-21 substrate.

[0081] Specifically, the second planarization layer 25 is arranged on the side of the second metal layer 24 away from the base substrate 21, and the second planarization layer 25 continuously covers the second traces 28 and the first planarization layer 23.

[0082] Specifically, the material of the second planarization layer 25 includes organic material. In a specific implementation, the material of the second planarization layer 25 and the first planarization layer 23 are the same.

[0083] Specifically, the electrode layer 26 is arranged on the side of the second planarization layer 25 away from the base substrate 21; the electrode layer 26 includes a plurality of pixel electrodes 29, and the pixel electrodes 29 are arranged to be at least partially overlapping the first traces 27 and the corresponding second traces 28.

[0084] In a specific implementation, the pixel electrodes 29 are arranged to be completely superimposed on the first traces 27 and the corresponding second traces 28.

[0085] Specifically, as shown in FIG. 4, the display panel 1 is an OLED display panel, the pixel electrodes 29 are anodes (ANO), and a light-emitting functional layer 11 and a cathode layer 12 are sequentially formed on the pixel electrodes 29.

[0086] It can be understood that, in the present modalities Petition 870250088539, dated 09 / 30 / 2025, page 33 / 67 22 / 26 request, arranging the first traces 27 and the second traces 28 below the pixel electrodes 29 in a non-overlapping manner can effectively reduce the height difference between the first traces 27 and the second traces 28, thus being beneficial to improve the flatness of the second planarization layer 25 in the area where the pixel electrodes 29 are located and therefore being beneficial to improve the flatness of the pixel electrodes 29. In particular, when the orthographic projection of the second traces 28 onto the base substrate 21 is adjacent to the orthographic projection of the first traces 27 onto the base substrate 21, the continuity of the second planarization layer 25 above the adjacent first traces 27 and second traces 28 can be ensured, which is beneficial to further improve the flatness of the second planarization layer 25 in the area where the pixel electrodes 29 are located.

[0087] In a specific implementation, the display panel additionally includes an insulating layer located between the base substrate and the first metal layer; the insulating layer includes a plurality of first grooves arranged in one-to-one correspondence with the plurality of first traces, and the first traces are arranged in the corresponding first grooves; the first planarization layer includes a plurality of second grooves arranged in one-to-one correspondence with the plurality of second traces, and the second traces are arranged in the corresponding second grooves.Based on the arrangement of the first and second strokes in a non-overlapping manner, by providing the first and second grooves, the height difference between the first and second strokes can be further reduced, which is beneficial for further improving the flatness of the pixel electrodes, thus effectively reducing or even eliminating the phenomenon of color separation on the display panel. Specifically, reference can be made to the structure shown in... Petition 870250088539, dated 09 / 30 / 2025, page 34 / 67 23 / 26 Figure 7 for this project.

[0088] Specifically, as shown in FIG. 8, the side of the pixel electrodes 29 away from the base substrate 21 has a planar shape. The first planarization layer 23 includes a first planar portion 30 covering the first traces 27 and a second planar portion 31 covering the base substrate 21; The second planarization layer 25 includes a third planar portion 32 covering the second traces 28 and a fourth planar portion 33 covering the first planarization layer 23.

[0089] Specifically, the ratio between the thickness of the first planar portion 30 and the thickness of the first trace 27 is equal to the ratio between the thickness of the third planar portion 32 and the thickness of the second trace 28. In a specific implementation, the ratio between the thickness of the first planar portion 30 and the thickness of the first trace 27 is 0.5, and the ratio between the thickness of the third planar portion 32 and the thickness of the second trace 28 is 0.5.

[0090] It can be understood that the thickness of the first planar portion 30 can be adjusted by adjusting the thickness of the first trace 27, and the thickness of the third planar portion 32 can be adjusted by adjusting the thickness of the second trace 28.

[0091] Specifically, the relationship between the thickness of the first flat portion 30 and the thickness of the second flat portion 31, and the relationship between the thickness of the third flat portion 32 and the thickness of the fourth flat portion 33 are both shown in the following formula: d1 = 6200 - 0.16 x d2 where d1 represents the thickness of the first flat portion 30 and d2 represents the thickness of the second flat portion 31, or d1 represents the thickness of the third flat portion 32 and d2 represents the thickness of the fourth flat portion 33; and the unit of d2 is angstrom.

[0092] It can be understood that the thickness of the first flat portion 30 can also be adjusted by adjusting the thickness of the second flat portion 31, and the thickness of the third flat portion. Petition 870250088539, dated 09 / 30 / 2025, page 35 / 67 24 / 26 can also be adjusted by adjusting the thickness of the fourth flat portion 33.

[0093] It can be understood that the planarization of the second planarization layer 25 in the area where the pixel electrodes 29 are located can be obtained by adjusting the thicknesses of the first planar portion 30 and the third planar portion 32.

[0094] In a specific implementation, the thickness of the first trace 27 is equal to the thickness of the second trace 28, the thickness of the first planar portion 30 is equal to the thickness of the third planar portion 32, and the thickness of the second planar portion 31 is equal to the thickness of the fourth planar portion 33, so that the total thickness of the first planarization layer 23, the first trace 27 and the second planarization layer 25 in the area where the first traces 27 are located is equal to the total thickness of the first planarization layer 23, the second trace 28 and the second planarization layer 25 in the area where the second traces 28 are located, thus achieving the planarization of the second planarization layer 25 in the area where the pixel electrodes 29 are located.

[0095] In another specific implementation method, the thicknesses of the first planar portion 30 and the third planar portion 32 can be adjusted according to the ratio between the thickness of the first planar portion 30 and the thickness of the first trace 27 or the second planar portion 31, and the ratio between the thickness of the third planar portion 32 and the thickness of the second trace 28 or the fourth planar portion 33, so that the total thickness of the first planarization layer 23, the first trace 27, and the second planarization layer 25 in the area where the first traces 27 are located is equal to the total thickness of the first planarization layer 23, the second trace 28, and the second planarization layer 25 in the area where the second traces 28 are located, thus achieving the planarization of the second planarization layer 25 in the area where the pixel electrodes 29 are located. Petition 870250088539, dated 09 / 30 / 2025, page 36 / 67 25 / 26 located.

[0096] For example, it is measured by experiments that when the thicknesses of the second flat portion 31 and the fourth flat portion 33 are both approximately 2 microns, and the thicknesses of the first trace 27 and the second trace 28 are both approximately 7,000 angstroms (0.7 micron), the thicknesses of the first flat portion 30 and the third flat portion 32 are equal and approximately 3,000 angstroms (0.3 micron), and at that moment the upper surface of the pixel electrodes 29 is in a flat shape. Furthermore, when the thicknesses of the second flat portion 31 and the fourth flat portion 33 are reduced to 1.5 microns, the thicknesses of the first flat portion 30 and the third flat portion 32 are equal and approximately 3,800 angstroms (0.38 microns), and at that point, the upper surface of the pixel electrodes 29 is also in a flat shape.Therefore, as the thickness of the second flat portion 31 decreases, the thickness of the first flat portion 30 located at the first strokes 27 will gradually increase; similarly, as the thickness of the fourth flat portion 33 decreases, the thickness of the third flat portion 32 located at the second strokes 28 will gradually increase; furthermore, as the thickness of the first stroke 27 decreases, the thickness of the first flat portion 30 will gradually decrease; similarly, as the thickness of the second stroke 28 decreases, the thickness of the third flat portion 32 will gradually decrease.

[0097] In embodiments of the present application, arranging the first traces 27 on the first metal layer 22 and the second traces 28 on the second metal layer 24 in a non-overlapping manner can effectively improve the flatness of the second planarization layer 25 located above the first traces 27 and the second traces 28, thus effectively improving the flatness of all pixel electrodes 29; therefore, by forming the light-emitting functional layer on the surface of the pixel electrodes 29 provided by the present application, protrusions on the surface of the layer Petition 870250088539, dated 09 / 30 / 2025, page 37 / 67 26 / 26 functional light emitting layers can be avoided, which is beneficial for improving the surface flatness of the functional light emitting layer, i.e., the flatness of the entire pixel surface can be improved, so that the phenomenon of color separation during the display of the display panel 1 can be effectively reduced or even eliminated, thus improving the display effect.

[0098] The present application further provides a display device, which includes the display panel according to any of the embodiments above and a housing located on the periphery of the display panel.

[0099] The modalities of the present application present the advantages described in the previous modalities, and the details are not repeated here.

[0100] In the above categories, the description of each category focuses on different aspects. For parts not described in detail in a particular category, the relevant descriptions of other categories can be consulted.

[0101] The display panel and display device provided by the embodiments of this application have been described in detail above. Specific examples are used herein to illustrate the principles and forms of implementation of this application. The descriptions of the embodiments above are used only to assist in understanding the technical solutions and central ideas of this application; those skilled in the art should understand that they may still modify the technical solutions registered in the previous embodiments or, equivalently, replace some of the technical features; and such modifications or replacements do not cause the essence of the corresponding technical solutions to deviate from the scope of the technical solutions of the embodiments of this application. Petition 870250088539, dated 09 / 30 / 2025, page 38 / 67

Claims

1 / 8 CLAIMS 1. Display panel, characterized in that it comprises: a base substrate; an insulating layer, disposed on one side of the base substrate; wherein the insulating layer comprises a plurality of first grooves; a first metal layer, disposed on one side of the insulating layer away from the base substrate; wherein the first metal layer comprises a plurality of first traces arranged in a one-to-one correspondence with the plurality of first grooves, and the first traces are arranged in the corresponding first grooves; a first planarization layer, disposed on one side of the first metal layer away from the base substrate; wherein the first planarization layer continuously covers the first traces and the insulating layer; and an electrode layer, disposed on one side of the first planarization layer, away from the base substrate;wherein the electrode layer comprises a plurality of pixel electrodes, and the pixel electrodes are arranged to be at least partially overlapping with the corresponding first traces.

2. Display panel, according to claim 1, characterized in that the first planarization layer comprises a plurality of second grooves; and the display panel further comprises a second metal layer and a second planarization layer disposed between the first planarization layer and the electrode layer; wherein the second metal layer is disposed on one side of the first planarization layer away from the base substrate, the second metal layer comprises a plurality of second traces arranged in one-to-one correspondence with the plurality of second grooves, and the second traces are disposed in the corresponding second grooves; and the second planarization layer is disposed on one side of the second metal layer away from the base substrate, and the second planarization layer continuously covers the second traces and the first planarization layer.

3. Display panel, according to claim 2, characterized in that the pixel electrodes are additionally arranged to be at least partially overlapping the corresponding second traces; and the first traces and the second traces are arranged to be at least partially overlapping each other.

4. Display panel, according to claim 2, characterized in that the pixel electrodes are additionally arranged to be at least partially overlapping the corresponding second traces; and the first traces are arranged so as not to overlap the second traces.

5. Display panel, according to claim 2, characterized in that the depth of the first groove is greater than 0 and less than or equal to the thickness of the first mark; and the depth of the second groove is greater than 0 and less than or equal to the thickness of the second mark.

6. Display device, characterized in that it comprises a display panel, wherein the display panel comprises: a base substrate; an insulating layer, disposed on one side of the base substrate; wherein the insulating layer comprises a plurality of first grooves; a first metal layer, disposed on one side of the insulating layer away from the base substrate; wherein the first metal layer comprises a plurality of first grooves arranged Petition 870250088539, dated 09 / 30 / 2025, p.53 / 67 3 / 8 in a one-to-one correspondence with the plurality of first grooves, and the first traces are arranged in the corresponding first grooves; a first planarization layer, arranged on one side of the first metal layer away from the base substrate; wherein the first planarization layer continuously covers the first traces and the insulating layer; and an electrode layer, arranged on one side of the first planarization layer, away from the base substrate; wherein the electrode layer comprises a plurality of pixel electrodes, and the pixel electrodes are arranged to be at least partially overlapping with the corresponding first traces; wherein the display panel further comprises a light-emitting functional layer located on the pixel electrodes.

7. Display device according to claim 6, characterized in that the first planarization layer comprises a plurality of second grooves; and the display panel further comprises a second metal layer and a second planarization layer disposed between the first planarization layer and the electrode layer; wherein the second metal layer is disposed on one side of the first planarization layer away from the base substrate, the second metal layer comprises a plurality of second traces arranged in one-to-one correspondence with the plurality of second grooves, and the second traces are disposed in the corresponding second grooves; and the second planarization layer is disposed on one side of the second metal layer away from the base substrate, and the second planarization layer continuously covers the second traces and the first planarization layer. Petition 870250088539, dated 09 / 30 / 2025, pp. 54 / 67 4 / 8 8. Display device according to claim 7, characterized in that the pixel electrodes are additionally arranged to be at least partially overlapping the corresponding second traces; and the first traces and the second traces are arranged to be at least partially overlapping each other.

9. Display device according to claim 7, characterized in that the pixel electrodes are additionally arranged to be at least partially overlapping the corresponding second traces; and the first traces are arranged so as not to overlap the second traces.

10. Display device, according to claim 7, characterized in that the depth of the first groove is greater than 0 and less than or equal to the thickness of the first mark; and the depth of the second groove is greater than 0 and less than or equal to the thickness of the second mark.

11. Display device according to claim 6, characterized in that it further comprises a housing located on the periphery of the display panel.

12. Display panel, characterized in that it comprises: a base substrate; a first metal layer, arranged on one side of the base substrate; wherein the first metal layer comprises a plurality of first traces; a first planar layer, arranged on one side of the first metal layer away from the base substrate; wherein the first planar layer continuously covers the first traces and the base substrate; a second metal layer, arranged on one side of the first planar layer away from the base substrate; wherein the second metal layer comprises a plurality of second Petition 870250088539, dated 09 / 30 / 2025, p.55 / 67 5 / 8 traces, and the second traces are arranged so as not to overlap the first traces; a second planarization layer, arranged on one side of the second metal layer away from the base substrate; wherein the second planarization layer continuously covers the second traces and the first planarization layer; and an electrode layer, arranged on one side of the second planarization layer, away from the base substrate; wherein the electrode layer comprises a plurality of pixel electrodes, and the pixel electrodes are arranged so as to be at least partially overlapping the corresponding first traces and the corresponding second traces.

13. Display panel, according to claim 12, characterized in that it further comprises an insulating layer located between the base substrate and the first metal layer; wherein the insulating layer comprises a plurality of first grooves arranged in a one-to-one correspondence with the plurality of first traces, and the first traces are arranged in the corresponding first grooves; wherein the first planar layer comprises a plurality of second grooves arranged in a one-to-one correspondence with the plurality of second traces, and the second traces are arranged in the corresponding second grooves.

14. Display panel, according to claim 12, characterized in that one side of the pixel electrode away from the base substrate is in a planar format; the first planarization layer comprises a first planar portion covering the first traces and a second planar portion covering the base substrate; and the second planarization layer comprises a third planar portion covering the second traces and a fourth planar portion covering the first planarization layer; Petition 870250088539, dated 09 / 30 / 2025, pp. 56 / 67 6 / 8 wherein a ratio between the thickness of the first planar portion and a thickness of the first trace is equal to the ratio between a thickness of the third planar portion and a thickness of the second trace; and a ratio between the thickness of the first planar portion and a thickness of the second planar portion, and a ratio between the thickness of the third planar portion and a thickness of the fourth planar portion are both shown in the following formula: d1 = 6200 - 0.16x d2 where d1 represents the thickness of the first flat portion and d2 represents the thickness of the second flat portion, or d1 represents the thickness of the third flat portion and d2 represents the thickness of the fourth flat portion; and one unit of d2 is an angstrom.

15. Display panel, according to claim 14, characterized in that the thickness of the first line is equal to the thickness of the second line; the thickness of the first flat portion is equal to the thickness of the third flat portion; and the thickness of the second flat portion is equal to the thickness of the fourth flat portion.

16. Display device, characterized in that it comprises a display panel, wherein the display panel comprises: a base substrate; a first metal layer, disposed on one side of the base substrate; wherein the first metal layer comprises a plurality of first traces; a first planar layer, disposed on one side of the first metal layer away from the base substrate; wherein the first planar layer continuously covers the first traces and the base substrate; a second metal layer, disposed on one side of the first planar layer away from the base substrate; wherein the second metal layer comprises a plurality of second Petition 870250088539, dated 09 / 30 / 2025, p.57 / 67 7 / 8 traces, and the second traces are arranged so as not to overlap the first traces; a second planarization layer, arranged on one side of the second metal layer away from the base substrate; wherein the second planarization layer continuously covers the second traces and the first planarization layer; and an electrode layer, arranged on one side of the second planarization layer, away from the base substrate; wherein the electrode layer comprises a plurality of pixel electrodes, and the pixel electrodes are arranged so as to be at least partially overlapping both the first corresponding traces and the second corresponding traces; wherein the display panel further comprises a light-emitting functional layer located on the pixel electrodes.

17. Display device, according to claim 16, characterized in that it further comprises an insulating layer located between the base substrate and the first metal layer; wherein the insulating layer comprises a plurality of first grooves arranged in a one-to-one correspondence with the plurality of first traces, and the first traces are arranged in the corresponding first grooves; wherein the first planar layer comprises a plurality of second grooves arranged in a one-to-one correspondence with the plurality of second traces, and the second traces are arranged in the corresponding second grooves.

18. Display device, according to claim 16, characterized in that one side of the pixel electrode away from the base substrate is in a planar format; the first planarization layer comprises a first planar portion covering the first traces and a second planar portion covering the base substrate; and the second planarization layer comprises a third planar portion covering the second traces and a fourth planar portion covering the first planarization layer; wherein a ratio between the thickness of the first planar portion and a thickness of the first trace is equal to the ratio between a thickness of the third planar portion and a thickness of the second trace; and a ratio between the thickness of the first planar portion and a thickness of the second planar portion, and a ratio between the thickness of the third planar portion and a thickness of the fourth planar portion are both shown in the following formula: d1 = 6200 - 0.16x d2 where d1 represents the thickness of the first flat portion and d2 represents the thickness of the second flat portion, or d1 represents the thickness of the third flat portion and d2 represents the thickness of the fourth flat portion; and one unit of d2 is an angstrom.

19. Display device according to claim 18, characterized in that the thickness of the first line is equal to the thickness of the second line; the thickness of the first flat portion is equal to the thickness of the third flat portion; and the thickness of the second flat portion is equal to the thickness of the fourth flat portion.

20. Display device according to claim 16, characterized in that it further comprises a housing located on the periphery of the display panel. Petition 870250088539, dated 09 / 30 / 2025, pp. 59 / 67