Display device
By alternately connecting fan-out lines of different data driving units in the display device, the poor image quality caused by the difference in charging rate at the boundary of the display area is solved, and a better display effect is achieved.
Patent Information
- Application Number
- CN201910992450.6
- Authority / Receiving Office
- CN · China
- Patent Type
- Patents(China)
- Current Assignee / Owner
- Priority Date
- 2019-02-19
- Filing Date
- 2019-10-18
- Publication Date
- 2025-01-10
- Estimated Expiration
- 2039-10-18
AI Technical Summary
The conventional display device has a problem that the image quality is poor and the boundary is identified due to the difference in charging rate of the data driving section at the boundary between the display areas.
By configuring a plurality of data driving sections in the display device and alternately connecting fan lines of different data driving sections at boundary lines of two adjacent display areas, the alternating application of data signals is ensured, thereby reducing the charging rate The picture quality problems caused by differences.
The problem of the boundary between the display areas being identified effectively is improved, the picture quality is improved, and the boundary defect caused by the difference in charging rate of the data driver unit is reduced.
Smart Images

Figure CN111596493B_ABST
Abstract
Description
Technical Field
[0001] The present invention relates to a display device. Background Art
[0002] With the development of information technology, the importance of display devices as a connection medium between users and information has become increasingly prominent. In response to such needs, the use of display devices such as liquid crystal display devices (Liquid Crystal Display Device), organic light emitting display devices (Organic Light Emitting Display Device), and plasma display devices (Plasma Display Device) is on the rise.
[0003] The display device includes a data line that transmits data signals to a plurality of pixels and a data driving unit that generates the data signals. There may be a plurality of data driving units, and each data driving unit may be connected to the data line via a fan out line disposed in a non-display area. Summary of the invention
[0004] An object of the present invention is to provide a display device including a plurality of data driving units, wherein data lines arranged adjacent to the boundary lines of two adjacent display areas are alternately applied with data signals applied from different data driving units, thereby improving the phenomenon in which the boundary lines of the display areas are recognizable.
[0005] A display device according to an embodiment of the present invention may include: a display panel including a first display area configured with a plurality of first data lines and a second display area configured with a plurality of second data lines and adjacent to the first display area; a first data driving unit and a second data driving unit configured in a non-display area of the display panel; a plurality of first fan-out lines connected to the first data driving unit, including a plurality of 1_1 fan-out lines connected to the plurality of first data lines and a plurality of 1_2 fan-out lines connected to the plurality of second data lines; and a plurality of second fan-out lines connected to the second data driving unit, including a plurality of 2_1 fan-out lines connected to the plurality of second data lines and a plurality of 2_2 fan-out lines connected to the plurality of first data lines.
[0006] According to another feature of the present invention, the non-display area may include a first fan-out area between the first data driving unit and the first display area and a second fan-out area between the second data driving unit and the second display area, multiple 1_2 fan-out lines are adjacent to a boundary line between the first fan-out area and the second fan-out area, and multiple 2_2 fan-out lines are adjacent to the boundary line.
[0007] According to another feature of the present invention, the plurality of 1_2th fan-out lines may be configured to extend from the first fan-out region to the second fan-out region, and the plurality of 2_2th fan-out lines may be configured to extend from the second fan-out region to the first fan-out region.
[0008] According to another feature of the present invention, multiple 1_2 fan-out lines can overlap and cross with a part of the multiple 1_1 fan-out lines in the first fan-out area with an insulating layer sandwiched therebetween, overlap and cross with a part of the multiple 2_1 fan-out lines in the second fan-out area with an insulating layer sandwiched therebetween, multiple 2_2 fan-out lines can overlap and cross with a part of the multiple 2_1 fan-out lines in the second fan-out area with an insulating layer sandwiched therebetween, and overlap and cross with a part of the multiple 1_1 fan-out lines in the first fan-out area with an insulating layer sandwiched therebetween.
[0009] According to another feature of the present invention, the plurality of 1_2 fan-out lines and the plurality of 2_2 fan-out lines may be adjacent to a boundary line between the first fan-out region and the second fan-out region, overlap and cross each other with an insulating layer interposed therebetween.
[0010] According to another feature of the present invention, more than one of the plurality of 1_2 fan-out lines may be arranged adjacent to each other, and more than one of the plurality of 2_2 fan-out lines may be arranged adjacent to each other.
[0011] According to another feature of the present invention, the plurality of 1_2th fan-out lines may be even-numbered lines or odd-numbered lines in the plurality of first fan-out lines, and the plurality of 2_2th fan-out lines may be even-numbered lines or odd-numbered lines in the plurality of second fan-out lines.
[0012] According to another feature of the present invention, all of the plurality of 1_2th fan-out lines may be arranged adjacent to each other, and all of the plurality of 2_2th fan-out lines may be arranged adjacent to each other.
[0013] According to another feature of the present invention, the plurality of 1_1st fan-out lines and the plurality of 1_2nd fan-out lines may be arranged on different layers, and the plurality of 2_1st fan-out lines and the plurality of 2_2nd fan-out lines may be arranged on different layers.
[0014] According to another feature of the present invention, the second data lines connected to the plurality of 1_2th fan-out lines and the first data lines connected to the plurality of 2_2th fan-out lines may be arranged adjacent to a boundary line between the first display area and the second display area.
[0015] According to another feature of the present invention, the remaining first data lines among the multiple first data lines except the first data line adjacent to the boundary line can be connected only to the multiple 1_1 fan-out lines except the multiple 2_2 fan-out lines, and the remaining second data lines among the multiple second data lines except the second data line adjacent to the boundary line can be connected only to the multiple 2_1 fan-out lines except the multiple 1_2 fan-out lines.
[0016] According to another feature of the present invention, the second data line connected to the multiple 1_2 fan-out lines can be the odd-numbered line or the even-numbered line among all the multiple second data lines, and the first data line connected to the multiple 2_2 fan-out lines can be the odd-numbered line or the even-numbered line among all the multiple first data lines.
[0017] According to another feature of the present invention, the second data lines connected to multiple 1_2 fan-out lines and the second data lines connected to multiple 2_1 fan-out lines can be alternately configured in more than one pattern in a top view, and the first data lines connected to multiple 2_2 fan-out lines and the first data lines connected to multiple 1_1 fan-out lines can be alternately configured in more than one pattern in a top view.
[0018] According to another feature of the present invention, the present invention may further include: a timing control unit that applies control signals to the first data driving unit and the second data driving unit so that data signals are sequentially applied to the plurality of first data lines and the plurality of second data lines in the order in which they are configured in the top view.
[0019] The display device according to the embodiment of the present invention can improve poor image quality and the phenomenon in which the boundaries between display areas are recognized. BRIEF DESCRIPTION OF THE DRAWINGS
[0020] Figure 1 is a schematic diagram of a display device according to an embodiment of the present invention.
[0021] Figure 2 Yes Figure 1 Magnified top view of area A.
[0022] Figure 3 It is along Figure 2 Cross-sectional view along line III-III'.
[0023] Figure 4 It is along Figure 2 Cross-sectional view along line IV-IV'.
[0024] Figure 5 It is along Figure 2 Cross-sectional view along the line V-V'.
[0025] Figure 6 It is along Figure 2Cross-sectional view along line VI-VI'.
[0026] Figure 7 FIG. 4 is an enlarged top view of a display device according to another embodiment of the present invention.
[0027] Figure 8 FIG. 4 is an enlarged top view of a display device according to another embodiment of the present invention. DETAILED DESCRIPTION
[0028] By reference and attachment Figure 1 The advantages, features and methods for realizing the same will become clear with the detailed embodiments described below. However, the present invention is not limited to the embodiments disclosed below, and can be implemented in various forms different from each other. The embodiments are provided only to fully disclose the present invention and fully indicate the scope of the present invention to those skilled in the art. The present invention will be defined by the scope of the appended claims.
[0029] Throughout the specification, the same symbols represent the same structural elements. In addition, when describing the present invention, if it is determined that the specific description of the associated known technology will unnecessarily confuse the technical concept of the present invention, the detailed description thereof will be omitted. When using the terms "including", "having", "consisting of...", etc. mentioned in this specification, other parts may be added except for the case where the term "only to" is used. When a structural element is expressed in the singular, unless there is a particularly explicit record, the plural case is included.
[0030] When interpreting structural elements, they are interpreted as including a range of error even if there is no explicit description otherwise.
[0031] Although the terms "first" and "second" are used to describe various structural elements, these structural elements are not limited to such terms. These terms are used only to distinguish one structural element from other structural elements. Therefore, the first structural element mentioned below can also be the second structural element within the technical concept of the present invention.
[0032] Throughout the specification, the same symbols denote the same structural elements.
[0033] The various features of the multiple embodiments of the present invention can be partially or completely combined or combined with each other, and as those skilled in the art can fully understand, various linkages and drives can be technically realized, and the various embodiments can be implemented independently of each other or implemented together using an associated relationship.
[0034] Hereinafter, preferred embodiments of the present invention will be described in more detail with reference to the accompanying drawings.
[0035] Figure 1 is a schematic diagram of a display device 100 according to an embodiment of the present invention.
[0036] Reference Figure 1 The display device 100 may include: a timing control unit 110 , a display panel 120 , a data driving unit 130 , a scan driving unit 140 and a light emitting driving unit 150 .
[0037] The timing control unit 110 may generate a clock signal, a scan start signal, etc. in accordance with the specifications of the scan driving unit 140 based on the received control signal and provide the same to the scan driving unit 140. In addition, the timing control unit 110 may provide the grayscale value and the control signal that are deformed or maintained in accordance with the specifications of the data driving unit 130 to the data driving unit 130 based on the received grayscale value and the control signal.
[0038] The scanning driving unit 140 may receive control signals such as a clock signal and a scanning start signal from the timing control unit 110 to generate a scanning signal to be provided to the scanning line SL. The scanning driving unit 140 provides the scanning signal through the scanning line SL, so as to select the pixel PX in which the data voltage is to be recorded. For example, the scanning driving unit 140 may sequentially provide the scanning signal of the conduction level to the scanning line SL, so as to select the pixel PX row in which the data voltage is to be recorded. The scanning driving unit 140 may be configured as a shift register, and may generate a scanning signal in a manner that the scanning start signal is sequentially transmitted to the lower level circuit according to the control of the clock signal. In addition, the hierarchical circuit of the scanning driving unit 140 may also simultaneously provide the scanning signal of the conduction level to the corresponding scanning line SL according to the global control signal.
[0039] The light-emitting driving section 150 may receive a clock signal, a light-emitting stop signal, etc. from the timing control section 110, and generate a light-emitting signal to be provided to the light-emitting line EL. For example, the light-emitting driving section 150 may sequentially provide a light-emitting signal having a pulse of an off level to the light-emitting line EL. For example, the light-emitting driving section 150 may be configured in the form of a shift register, and generate a light-emitting signal in a manner that sequentially transmits a light-emitting stop signal having a pulse of an off level to a lower circuit according to the control of a clock signal.
[0040] The display panel 120 may include a plurality of pixels PX and may display an image. Each pixel PX may be connected to a corresponding data line DL1, DL2, DL3 and a scan line SL. For example, when a data voltage for a row of pixels PX is applied to the data lines DL1, DL2, and DL3 from the data driving unit 130, the data voltage may be recorded in the row of pixels PX located on the scan line SL that receives a scan signal of a conduction level from the scan driving unit 140.
[0041] The data driving unit 130 can generate a data voltage to be provided to the data lines DL1, DL2, and DL3 using the grayscale value (or data) and the control signal received from the timing control unit 110. For example, the data voltage generated in units of pixel PX rows can be applied to the data lines DL1, DL2, and DL3 at the same time. The data driving unit 130 can be multiple, for example, the data driving unit 130 can include first to third data driving units 131, 132, and 133. Each data driving unit 130 can receive a control signal from the timing control unit 110 to generate a data signal. The data driving unit 130 is not limited to including the first to third data driving units 131, 132, and 133, and can also include two data driving units 130 or more than four data driving units 130.
[0042] The display area AA can be divided into the first to third display areas AA1 to AA3. The first to third display areas AA1 to AA3 extend along the first direction and can be arranged side by side in sequence. A plurality of pixels PX can be arranged in a matrix form in each display area AA. At this time, the first data line DL1 of the data lines DL1, DL2, and DL3 can be connected to the pixel PX arranged in the first display area AA1, the second data line DL2 can be connected to the pixel PX arranged in the second display area AA2, and the third data line DL3 can be connected to the pixel PX arranged in the third display area AA3. The display area AA is not limited to including the first to third display areas AA1 to AA3, and it can also include two or more than four display areas AA. At this time, the number of display areas AA can correspond to the number of data driving units 130. For example, when the data driving unit 130 is configured as four, the display area AA can be divided into four display areas AA correspondingly.
[0043] The plurality of data lines disposed in the display area AA may be connected to the data driving unit 130 through a plurality of fan-out lines FOL. A more detailed description of the connection structure of the plurality of fan-out lines FOL, the plurality of data lines, and the plurality of data driving units 130 will be referred to in Figures 2 to 5 To explain.
[0044] Figure 2 Yes Figure 1 Magnified top view of area A. Figure 3 It is along Figure 2 Cross-sectional view along line III-III'. Figure 4 It is along Figure 2 Cross-sectional view along line IV-IV'. Figure 5 It is along Figure 2 Cross-sectional view along the line V-V'. Figure 6 It is along Figure 2A cross-sectional view of the VI-VI' line. Figures 2 to 6 In the illustration, a plurality of data driving units 130 are omitted.
[0045] Reference Figures 2 to 6 , multiple pads are configured in the pad areas PA1 and PA2. The multiple pads are terminals for connecting the fan-out line FOL and the data driving unit 130. Specifically, the display device 100 may include a substrate 121 as a base member supporting multiple structural elements of the display device 100, and multiple pads may be configured in the pad areas PA1 and PA2 on the substrate 121. For example, in the first pad area PA1, multiple first pads P1 may be configured on the substrate 121. Although not shown, the first data driving unit 131 may be configured on the multiple first pads P1. In the second pad area PA2, multiple second pads P2 may be configured on the substrate 121. Although not shown, the second data driving unit 132 may be configured on the multiple second pads P2. Similarly, although not shown, multiple third pads may be configured in the third pad area formed adjacent to the second pad area PA2, and the third data driving unit 133 may be configured on the multiple third pads.
[0046] A plurality of fan-out lines FOL are arranged in the fan-out areas FOA1 and FOA2. The fan-out areas FOA1 and FOA2 are areas where a plurality of fan-out lines FOL are arranged. The fan-out areas FOA1 and FOA2 may be arranged between the pad areas PA1 and PA2 where the data driver 130 is arranged and the display area AA. The first fan-out area FOA1 of the fan-out areas FOA1 and FOA2 is an area arranged between the first pad area PA1 where the first data driver 131 is arranged and the first display area AA1, and the second fan-out area FOA2 is an area arranged between the second pad area PA2 where the second data driver 132 is arranged and the second display area AA2. Similarly, although not shown in the figure, a third fan-out area may be arranged between the third pad area where the third data driver 133 is arranged and the third display area AA3.
[0047] The plurality of first fan-out lines FOL1 among the plurality of fan-out lines FOL may be fan-out lines FOL connected to the plurality of first pads P1. One end of the first fan-out lines FOL1 is respectively connected to the first pads P1 and extends toward the first fan-out area FOA1.
[0048] The plurality of first fan-out lines FOL1 include a plurality of 1_1st fan-out lines FOL1_1 and a plurality of 1_2nd fan-out lines FOL1_2. The 1_1st fan-out line FOL1_1 is a fan-out line FOL connecting the first pad P1 and the first data line DL1. Figure 3, the first data line DL1 is formed on the substrate 121 of the first display area AA1 and extends to a portion of the first fan-out area FOA1. A first insulating layer 122 is formed on the first data line DL1, the substrate 121 and the first pad P1, and a 1_1 fan-out line FOL1_1 is formed on the first insulating layer 122. At this time, the first insulating layer 122 is an insulating layer that insulates the wirings respectively arranged at the upper and lower parts of the first insulating layer 122 from each other. One end of the 1_1 fan-out line FOL1_1 is connected to the first pad P1 through a contact hole formed in the first insulating layer 122, and the other end is connected to the first data line DL1. Thus, the first pad P1 and the first data line DL1 can be electrically connected through the 1_1 fan-out line FOL1_1, and the first data driving unit 131 connected to the first pad P1 can transmit a data signal to the first data line DL1 through the 1_1 fan-out line FOL1_1. The data signal transmitted from the first data driving part 131 through the 1_1-th fan-out line FOL1_1 and the first data line DL1 may be transmitted to the pixels PX disposed in the first display area AA1 .
[0049] The 1st_2nd fan-out line FOL1_2 is a fan-out line FOL connecting the first pad P1 and the second data line DL2. Figure 4 , the second data line DL2 is formed on the substrate 121 of the second display area AA2, and extends to a portion of the second fan-out area FOA2. On the second data line DL2, the substrate 121, and the first pad P1, the first insulating layer 122, the second insulating layer 123, and the third insulating layer 124 are stacked in sequence, and the 1_2 fan-out line FOL1_2 is formed on the third insulating layer 124. The second insulating layer 123 and the third insulating layer 124 are insulating layers that insulate the wiring arranged on the upper and lower parts of each insulating layer from each other. One end of the 1_2 fan-out line FOL1_2 is connected to the first pad P1 through a contact hole formed in the first insulating layer 122, the second insulating layer 123, and the third insulating layer 124, and the other end is connected to the second data line DL2. Specifically, the 1_2 fan-out line FOL1_2 can be connected to the first pad P1 in the first pad area PA1, and extend to the first fan-out area FOA1 and then to the second fan-out area FOA2. The first pad P1 and the second data line DL2 may be electrically connected through the 1_2 fan-out line FOL1_2, and the first data driving unit 131 connected to the first pad P1 may transmit a data signal to the second data line DL2 through the 1_2 fan-out line FOL1_2. The data signal transmitted from the first data driving unit 131 through the 1_2 fan-out line FOL1_2 and the second data line DL2 may be transmitted to the pixel PX configured in the second display area AA2.
[0050] The 1_2 fan-out line FOL1_2 may be arranged adjacent to the boundary line between the first fan-out area FOA1 and the second fan-out area FOA2. That is, several lines of the first fan-out line FOL1 adjacent to the boundary line between the first fan-out area FOA1 and the second fan-out area FOA2 may be the 1_2 fan-out line FOL1_2, and the line of the first fan-out line FOL1 arranged farther away from the boundary line may be the 1_1 fan-out line FOL1_1. In the area adjacent to the boundary line between the first fan-out area FOA1 and the second fan-out area FOA2, the density of the 1_2 fan-out line FOL1_2 may be high, and the farther away from the boundary line, the lower the density of the 1_2 fan-out line FOL1_2 may be. Figure 2 As shown, for example, in the first fan-out line FOL1, only the first, third and fifth first fan-out lines FOL1 adjacent to the boundary line of the first fan-out area FOA1 and the second fan-out area FOA2 may be the 1_2 fan-out line FOL1_2. Such a 1_2 fan-out line FOL1_2 may be connected to the first, third and fifth first pads P1 starting from the boundary line of the first pad area PA1 and the second pad area PA2 in the first pad P1, respectively. As described above, the 1_2 fan-out line FOL1_2 may be alternately configured with the 1_1 fan-out line FOL1_1 adjacent to the boundary line of the first fan-out area FOA1 and the second fan-out area FOA2. In addition, the first pads P1 connected to the 1_2 fan-out line FOL1_2 may be alternately configured with the first pads P1 connected to the 1_1 fan-out line FOL1_1 adjacent to the boundary line of the first pad area PA1 and the second pad area PA2.
[0051] In addition, among the second data lines DL2 arranged in the second display area AA2, the data lines DL connected to the 1_2 fan-out line FOL1_2 may be arranged adjacent to the boundary line between the first display area AA1 and the second display area AA2. That is, in the area adjacent to the boundary line between the first display area AA1 and the second display area AA2, the density of the second data lines DL2 connected to the 1_2 fan-out line FOL1_2 may be high, and the farther away from the boundary line, the higher the density of the second data lines DL2 not connected to the 1_2 fan-out line FOL1_2 may be. Figure 2 As shown, for example, among the second data lines DL2, only the first, third, and fifth second data lines DL2 adjacent to the boundary line between the first display area AA1 and the second display area AA2 may be connected to the 1_2nd fan-out line FOL1_2. As described above, the second data line DL2 connected to the 1_2nd fan-out line FOL1_2 may be the odd-numbered (or even-numbered) second data line DL2 adjacent to the boundary line.
[0052] In addition, Figure 22 shows that the number of 1_2 fan-out lines FOL1_2 adjacent to the boundary line between the first fan-out area FOA1 and the second fan-out area FOA2 is three, but the present invention is not limited thereto, and more than one 1_2 fan-out line FOL1_2 may be configured as needed.
[0053] The plurality of second fan-out lines FOL2 among the plurality of fan-out lines FOL may be fan-out lines FOL connected to the plurality of second pads P2. One end of the second fan-out line FOL2 is connected to each of the second pads P2 and extends toward the second fan-out area FOA2.
[0054] The plurality of second fan-out lines FOL2 include a plurality of 2_1st fan-out lines FOL2_1 and a plurality of 2_2nd fan-out lines FOL2_2. The 2_1st fan-out line FOL2_1 is a fan-out line FOL connecting the second pad P2 and the second data line DL2. The 2_2nd fan-out line FOL2_2 is a fan-out line FOL connecting the second pad P2 and the first data line DL1. Figure 5 , the second data line DL2 is formed on the substrate 121 of the second display area AA2 and extends to a portion of the second fan-out area FOA2. A first insulating layer 122 is formed on the second data line DL2, the substrate 121 and the second pad P2, and a 2_1st fan-out line FOL2_1 is formed on the first insulating layer 122. One end of the 2_1st fan-out line FOL2_1 is connected to the second pad P2 through a contact hole formed in the first insulating layer 122, and the other end is connected to the second data line DL2. Thus, the second pad P2 and the second data line DL2 can be electrically connected through the 2_1st fan-out line FOL2_1, and the second data driving unit 132 connected to the second pad P2 can transmit a data signal to the second data line DL2 through the 2_1st fan-out line FOL2_1. The data signal transmitted from the second data driving unit 132 through the 2_1st fan-out line FOL2_1 and the second data line DL2 can be transmitted to the pixel PX configured in the second display area AA2.
[0055] The 2_2nd fan-out line FOL2_2 is a fan-out line FOL connecting the second pad P2 and the first data line DL1. Figure 6, on the first data line DL1, the substrate 121, and the second pad P2, the first insulating layer 122, the second insulating layer 123, and the third insulating layer 124 are stacked in sequence, and a 2_2 fan-out line FOL2_2 is formed between the second insulating layer 123 and the third insulating layer 124. One end of the 2_2 fan-out line FOL2_2 is connected to the second pad P2 through a contact hole formed in the first insulating layer 122 and the second insulating layer 123, and the other end is connected to the first data line DL1. Specifically, the 2_2 fan-out line FOL2_2 can be connected to the second pad P2 in the second pad area PA2, and extend to the second fan-out area FOA2 and then to the first fan-out area FOA1. The second data driving unit 132 connected to the second pad P2 can transmit a data signal to the first data line DL1 through the 2_2 fan-out line FOL2_2. The data signal transmitted from the second data driving part 132 through the 2_2 th fan-out line FOL2_2 and the first data line DL1 may be transmitted to the pixels PX disposed in the first display area AA1 .
[0056] The 2_2nd fan-out line FOL2_2 may be arranged adjacent to the boundary line between the first fan-out area FOA1 and the second fan-out area FOA2. That is, several lines of the second fan-out line FOL2 adjacent to the boundary line between the first fan-out area FOA1 and the second fan-out area FOA2 may be the 2_2nd fan-out line FOL2_2, and the lines of the second fan-out line FOL2 arranged further away from the boundary line may be the 2_1st fan-out line FOL2_1. In the area adjacent to the boundary line between the first fan-out area FOA1 and the second fan-out area FOA2, the density of the 2_2nd fan-out line FOL2_2 may be high, and the farther away from the boundary line, the lower the density of the 2_2nd fan-out line FOL2_2 may be. Figure 2 As shown, for example, in the second fan-out line FOL2, only the first, third and fifth second fan-out lines FOL2 adjacent to the boundary line may be the 2_2nd fan-out line FOL2_2. Such a 2_2nd fan-out line FOL2_2 may be connected to the first, third and fifth second pads P2 starting from the boundary line of the first pad area PA1 and the second pad area PA2 in the second pad P2, respectively. The 2_2nd fan-out line FOL2_2 may be alternately configured with the 2_1st fan-out line FOL2_1 adjacent to the boundary line of the first fan-out area FOA1 and the second fan-out area FOA2. In addition, the second pad P2 connected to the 2_2nd fan-out line FOL2_2 may be alternately configured with the second pad P2 connected to the 2_1st fan-out line FOL2_1 adjacent to the boundary line of the first pad area PA1 and the second pad area PA2.
[0057] In addition, among the first data lines DL1 arranged in the first display area AA1, the first data lines DL1 connected to the 2_2 fan-out line FOL2_2 may be arranged adjacent to the boundary line between the first display area AA1 and the second display area AA2. That is, in the area adjacent to the boundary line between the first display area AA1 and the second display area AA2, the density of the first data lines DL1 connected to the 2_2 fan-out line FOL2_2 may be high, and the farther away from the boundary line, the higher the density of the first data lines DL1 not connected to the 2_2 fan-out line FOL2_2 may be. Figure 2 As shown, for example, among the first data lines DL1, only the first, third, and fifth first data lines DL1 adjacent to the boundary line between the first display area AA1 and the second display area AA2 may be connected to the 2_2nd fan-out line FOL2_2. As described above, the first data line DL1 connected to the 2_2nd fan-out line FOL2_2 may be the odd-numbered (or even-numbered) first data line DL1 adjacent to the boundary line.
[0058] In addition, Figure 2 2 shows that the number of 2_2nd fan-out lines FOL2_2 adjacent to the boundary line between the first fan-out area FOA1 and the second fan-out area FOA2 is three, but the present invention is not limited thereto, and more than one 2_2nd fan-out line FOL2_2 may be configured as needed.
[0059] The plurality of fan-out lines FOL may overlap and cross each other with an insulating layer interposed therebetween in the fan-out areas FOA1 and FOA2. The first fan-out lines FOL1 may overlap and cross each other with an insulating layer interposed therebetween in the first fan-out area FOA1.
[0060] Specifically, refer to Figure 2 and Figure 4 In the first fan-out area FOA1, the 1_2nd fan-out line FOL1_2 and the 1_1st fan-out line FOL1_1 may overlap and intersect each other with the second insulating layer 123 and the third insulating layer 124 interposed therebetween, thereby being electrically insulated from the 1_1st fan-out line FOL1_1.
[0061] Reference Figure 2 and Figure 6 In the second fan-out area FOA2, the 2_2nd fan-out line FOL2_2 and the 2_1st fan-out line FOL2_1 may overlap and cross each other with the second insulating layer 123 interposed therebetween, thereby being electrically insulated from the 2_1st fan-out line FOL2_1.
[0062] The 1_2nd fan-out line FOL1_2 and the 2_2nd fan-out line FOL2_2 may overlap and cross each other in a region adjacent to a boundary line between the first fan-out area FOA1 and the second fan-out area FOA2 with an insulating layer interposed therebetween. Figure 2 , Figure 4 and Figure 6 The 1_2nd fan-out line FOL1_2 and the 2_2nd fan-out line FOL2_2 may overlap and intersect each other between the first fan-out area FOA1 and the second fan-out area FOA2 with the third insulating layer 124 interposed therebetween. Thus, the 1_2nd fan-out line FOL1_2 and the 2_2nd fan-out line FOL2_2 may be electrically insulated.
[0063] The timing control unit 110 may apply control signals CONT to the first data driving unit 131 and the second data driving unit 132, respectively, so that data signals are sequentially applied according to the configuration order of the plurality of first data lines DL1 and the plurality of second data lines DL2. The first data driving unit 131 does not sequentially apply data signals according to the connection order of the connected first fan-out lines FOL1, and the second data driving unit 132 does not sequentially apply data signals according to the connection order of the connected second fan-out lines FOL2. The first data driving unit 131 and the second data driving unit 132 may apply data signals to the first fan-out lines FOL1 and the second fan-out lines FOL2, so that data signals are sequentially applied to the plurality of first data lines DL1 according to the configuration order on the top view, and then data signals are sequentially applied to the plurality of second data lines DL2 according to the configuration order on the top view.
[0064] In the case of a display device of the prior art, a fan-out line connected to one of the plurality of data driving units is connected only to a data line arranged in one display area, and a fan-out line connected to other data driving units adjacent to the corresponding data driving unit is connected only to a data line arranged in other display areas adjacent to the one display area. In this case, poor image quality may occur at the boundary between adjacent display areas due to the difference in charging rate of the data driving unit, which may cause problems such as the identification of the boundary between the display areas.
[0065] In contrast, in the case of the display device 100 according to an embodiment of the present invention, among the first fan-out lines FOL1 connected to the first data driving unit 131, the 1_1 fan-out line FOL1_1 as a part thereof is connected to the first data line DL1, and the 1_2 fan-out line FOL1_2 as the remaining part is connected to the second data line DL2. In addition, among the second fan-out lines FOL2 connected to the second data driving unit 132, the 2_1 fan-out line FOL2_1 as a part thereof is connected to the second data line DL2, and the 2_2 fan-out line FOL2_2 as the remaining part is connected to the first data line DL1. In addition, the 1_2 fan-out line FOL1_2 and the 2_2 fan-out line FOL2_2 are arranged in an area adjacent to the boundary line of the first fan-out area FOA1 and the second fan-out area FOA2, and the second data line DL2 connected to the 1_2 fan-out line FOL1_2 and the first data line DL1 connected to the 2_2 fan-out line FOL2_2 are arranged adjacent to the boundary line of the first display area AA1 and the second display area AA2. As described above, the fan-out lines FOL respectively connected to the two adjacent data driving units 130 can be connected to the data lines DL alternately. Thus, the data lines DL arranged adjacent to the boundary line of the two adjacent display areas AA can alternately receive data signals applied from different data driving units 130. Thus, the poor image quality caused by the difference in the charging rate of the data driving unit 130 at the boundary of the two adjacent display areas AA can be reduced, and the problem of the boundary of the two display areas AA being recognized can be improved.
[0066] Figure 7 FIG. 4 is an enlarged top view of a display device according to another embodiment of the present invention. Figure 7 The display device 700 and Figures 1 to 6 Compared with the display device 100 , except for the different configurations of the first fan-out lines FOL1 and the second fan-out lines FOL2 , the rest of the components are substantially the same, and thus repeated descriptions are omitted.
[0067] Reference Figure 7 , the 1_2 fan-out lines FOL1_2 in the first fan-out lines FOL1 may be arranged adjacent to each other in pairs. Specifically, the first and second fan-out lines FOL, and the fifth and sixth fan-out lines FOL in the first fan-out lines FOL1 starting from the boundary line between the first fan-out area FOA1 and the second fan-out area FOA2 may be the 1_2 fan-out lines FOL1_2. In addition, the 1_1 fan-out lines FOL1_1 arranged between the 1_2 fan-out lines FOL1_2 may be arranged adjacent to each other in pairs. That is, the third and fourth fan-out lines FOL in the first fan-out lines FOL1 starting from the boundary line between the first fan-out area FOA1 and the second fan-out area FOA2 may be the 1_1 fan-out lines FOL1_1.
[0068] Likewise, two 2_2nd fan-out lines FOL2_2 of the second fan-out lines FOL2 may be arranged side by side adjacent to each other, and two 2_1st fan-out lines FOL2_1 may be arranged side by side adjacent to each other between the 2_2nd fan-out lines FOL2_2.
[0069] However, the present invention is not limited thereto, and the 1_1st fan-out line FOL1_1, the 1_2nd fan-out line FOL1_2, the 2_1st fan-out line FOL2_1, and the 2_2nd fan-out line FOL2_2 may be arranged adjacently in any number of more than one. In addition, the number of the 1_1st fan-out lines FOL1_1 arranged adjacently side by side and the number of the 1_2nd fan-out lines FOL1_2 arranged adjacently side by side may be different from each other, and the number of the 2_1st fan-out lines FOL2_1 arranged adjacently side by side and the number of the 2_2nd fan-out lines FOL2_2 arranged adjacently side by side may be different from each other. For example, the 1_2nd fan-out line FOL1_2 may be arranged adjacently side by side in pairs, and the 1_1st fan-out line FOL1_1 may be arranged one by one between the 1_2nd fan-out lines FOL1_2.
[0070] In the case of a display device 700 according to another embodiment of the present invention, the 1_2 fan-out line FOL1_2 may be arranged adjacently in parallel with a number of more than one, and the 1_1 fan-out line FOL1_1 may be arranged adjacently in parallel with a number of more than one between the 1_2 fan-out line FOL1_2. As described above, the fan-out lines FOL respectively connected to two adjacent data driving units 130 may be connected to the data lines DL in an interlaced manner. Thus, the data lines DL arranged adjacent to the boundary lines of two adjacent display areas AA may alternately receive data signals applied from different data driving units 130. Thus, the poor image quality caused by the difference in the charging rate of the data driving unit 130 at the boundary of the two adjacent display areas AA can be reduced, and the problem of the boundary of the two display areas AA being recognized can be improved.
[0071] Figure 8 FIG. 4 is an enlarged top view of a display device according to another embodiment of the present invention. Figure 8 The display device 800 and Figures 1 to 6 Compared with the display device 100 , except for the different configurations of the first fan-out lines FOL1 and the second fan-out lines FOL2 , the rest of the components are substantially the same, and thus repeated descriptions are omitted.
[0072] Reference Figure 8, the 1_2nd fan-out line FOL1_2 in the first fan-out line FOL1 can be configured most adjacent to the boundary line between the first fan-out area FOA1 and the second fan-out area FOA2, and all the fan-out lines FOL are adjacently arranged side by side. For example, the 1_2nd fan-out line FOL1_2 can be the first to third fan-out lines FOL in the first fan-out line FOL1 starting from the boundary line between the first fan-out area FOA1 and the second fan-out area FOA2. In addition, the 2_2nd fan-out line FOL2_2 in the second fan-out line FOL2 can be configured most adjacent to the boundary line, and all the fan-out lines FOL are adjacently arranged side by side. For example, the 2_2nd fan-out line FOL2_2 can be the first to third fan-out lines FOL in the second fan-out line FOL2 starting from the boundary line between the first fan-out area FOA1 and the second fan-out area FOA2. However, the number of all the 1st_2nd fan-out lines FOL1_2 and the number of the 2nd_2nd fan-out lines FOL2_2 that are adjacently arranged in parallel is not limited to three, and may be any number greater than one.
[0073] In the case of a display device 800 according to another embodiment of the present invention, the fan-out lines FOL adjacent to the boundary line of the display area AA among the fan-out lines FOL can be connected to different data driving units 130 in an interlaced manner. Thus, the data lines DL arranged adjacent to the boundary lines of two adjacent display areas AA can alternately receive data signals applied from different data driving units 130. Thus, poor image quality caused by the difference in charging rate of the data driving unit 130 at the boundary of the two adjacent display areas AA can be reduced, and the problem of identifying the boundary of the two display areas AA can be improved.
[0074] The above detailed description illustrates and describes the present invention. In addition, the above content only shows and describes the preferred embodiments of the present invention. As mentioned above, the present invention can be used in various combinations, changes and environments, and can be changed or modified within the scope of the inventive concept disclosed in this specification, the scope equivalent to the aforementioned disclosure, and / or the technology or knowledge in the field. Therefore, the above detailed description of the invention is not intended to limit the present invention to the disclosed implementation state. In addition, the attached claims should be interpreted as also including other implementation states.
Claims
1. A display device, comprising: The display panel comprises a first display area configured with a plurality of first data lines and a second display area configured with a plurality of second data lines and arranged adjacent to the first display area, wherein the first display area and the second display area are sequentially arranged side by side; A first data driving unit and a second data driving unit are arranged in a non-display area of the display panel; a plurality of first fan-out lines connected to the first data driving unit, including a plurality of 1_1st fan-out lines connected to the plurality of first data lines and a plurality of 1_2nd fan-out lines connected to the plurality of second data lines; and a plurality of second fan-out lines connected to the second data driving unit, including a plurality of 2_1st fan-out lines connected to the plurality of second data lines and a plurality of 2_2nd fan-out lines connected to the plurality of first data lines, The display panel includes a substrate, on which a first insulating layer, a second insulating layer and a third insulating layer are sequentially stacked, the substrate is provided with a plurality of first pads and a plurality of second pads, one end of each of the plurality of 1_1 fan-out lines is connected to each of the plurality of first pads through a contact hole formed in the first insulating layer, and the other end is connected to each of the plurality of first data lines; One end of each of the plurality of first-second fan-out lines is connected to each of the plurality of first pads through a contact hole formed in the first insulating layer, the second insulating layer, and the third insulating layer, and the other end is connected to each of the plurality of second data lines; One end of each of the plurality of 2_1 fan-out lines is connected to each of the plurality of second pads through a contact hole formed in the first insulating layer, and the other end is connected to each of the plurality of second data lines; One end of each of the plurality of 2_2 fan-out lines is connected to each of the plurality of second pads through a contact hole formed in the first insulating layer and the second insulating layer, and the other end is connected to each of the plurality of first data lines.
2. The display device according to claim 1, wherein: The non-display area includes: a first fan-out area between the first data driving unit and the first display area; and a second fan-out area between the second data driving unit and the second display area. The plurality of first_second fan-out lines are adjacent to a boundary line between the first fan-out area and the second fan-out area, The plurality of 2_2 th fan-out lines are adjacent to the boundary line.
3. The display device according to claim 2, wherein: The plurality of first_second fan-out lines are configured to extend from the first fan-out area to the second fan-out area, The plurality of 2_2 th fan-out lines are configured to extend from the second fan-out region toward the first fan-out region.
4. The display device according to claim 3, wherein: The plurality of 1_2 fan-out lines overlap and intersect with a portion of the plurality of 1_1 fan-out lines via the second insulating layer and the third insulating layer in the first fan-out region, and overlap and intersect with a portion of the plurality of 2_1 fan-out lines via the second insulating layer and the third insulating layer in the second fan-out region, The plurality of 2_2 fan-out lines overlap and intersect a portion of the plurality of 2_1 fan-out lines via the second insulating layer in the second fan-out region, and overlap and intersect a portion of the plurality of 1_1 fan-out lines via the second insulating layer in the first fan-out region.
5. The display device according to claim 2, wherein: The plurality of 1_2 fan-out lines and the plurality of 2_2 fan-out lines are adjacent to a boundary line between the first fan-out region and the second fan-out region, and the plurality of 1_2 fan-out lines and the plurality of 2_2 fan-out lines overlap and cross each other with the third insulating layer interposed therebetween.
6. The display device according to claim 2, wherein: The plurality of 1_2 fan-out lines are arranged adjacent to each other at least one at a time, The plurality of 2_2-th fan-out lines are arranged adjacent to each other at least one.
7. The display device according to claim 6, wherein: The plurality of 1_2th fan-out lines are even-numbered lines or odd-numbered lines in the plurality of first fan-out lines, The plurality of 2_2 th fan-out lines are even-numbered lines or odd-numbered lines among the plurality of second fan-out lines.
8. The display device according to claim 2, wherein: The plurality of 1_2 fan-out lines are all arranged adjacent to each other. All of the plurality of 2_2 th fan-out lines are arranged adjacent to each other.
9. The display device according to claim 1, wherein: The plurality of 1_1st fan-out lines and the plurality of 1_2nd fan-out lines are arranged on different layers from each other, The plurality of 2_1st fan-out lines and the plurality of 2_2nd fan-out lines are arranged on different layers.
10. The display device according to claim 1, wherein: The second data lines connected to the plurality of 1_2th fan-out lines and the first data lines connected to the plurality of 2_2th fan-out lines are arranged adjacent to a boundary line between the first display area and the second display area.
11. The display device according to claim 10, wherein: The remaining first data lines of the plurality of first data lines except the first data line adjacent to the boundary line are connected only to the plurality of 1_1st fan-out lines except the plurality of 2_2nd fan-out lines, The remaining second data lines of the plurality of second data lines except the second data line adjacent to the boundary line are connected only to the plurality of 2_1st fan-out lines except the plurality of 1_2th fan-out lines.
12. The display device according to claim 10, wherein: The second data line connected to the plurality of 1_2 th fan-out lines is an odd-numbered line or an even-numbered line among all the plurality of second data lines, The first data lines connected to the plurality of 2_2 th fan-out lines are odd-numbered lines or even-numbered lines among all the plurality of the first data lines.
13. The display device according to claim 12, wherein: The second data lines connected to the plurality of 1_2 fan-out lines and the second data lines connected to the plurality of 2_1 fan-out lines are alternately arranged in one or more positions in a plan view, The first data lines connected to the plurality of 2_2-th fan-out lines and the first data lines connected to the plurality of 1_1-th fan-out lines are alternately arranged in one or more portions in a plan view.
14. The display device according to claim 1, further comprising: The timing control unit applies a control signal to the first data driving unit and the second data driving unit so that data signals are sequentially applied to the plurality of first data lines and the plurality of second data lines in the order in which they are arranged in a plan view.
Citation Information
Patent Citations
Source electrode driving circuit, display device and driving method thereof
CN105047167A
Display driving method, display panel, manufacturing method therefor, and display device
CN105161059A