A low power consumption periodic pulse generating circuit

CN114640324BActive Publication Date: 2025-04-15SHANGHAI INST OF MICROSYSTEM & INFORMATION TECH CHINESE ACAD OF SCI
View PDF 2 Cites 0 Cited by

Patent Information

Application Number
CN202210157404.6
Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Filing Date
2022-02-21
Publication Date
2025-04-15
Estimated Expiration
2042-02-21

AI Technical Summary

Technical Problem

In the prior art, when generating long-period pulse signals, there is a problem of excessive power consumption, because the slow rise or fall of the voltage of long-period signals will cause leakage current in the secondary inverter and increase useless power consumption.

Method used

By introducing a potential rise circuit into the switching circuit, the PMOS liner bias modulation effect and the flexible configuration of the N-well potential are used to separate the influence of slowly changing signal falling edges on the secondary inverter, reducing the leakage current.

Benefits of technology

The generation of periodic pulses with low power consumption is achieved, which avoids leakage current from the secondary inverter, and the circuit structure is convenient for adjusting the period and duty cycle of the pulses, and has wide applicability.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN114640324B_ABST
    Figure CN114640324B_ABST
Patent Text Reader

Abstract

The present invention relates to a low-power consumption periodic pulse generating circuit, comprising: a switch circuit, a first node and a second node, wherein the switch circuit is respectively connected to a charge-discharge circuit and a potential rising circuit through the first node; the second node is connected to a buffer circuit, and the output end of the buffer circuit is connected to the control end of the switch circuit through an inverter circuit; the potential rising circuit is used to rapidly rise the potential of the second node, and by flexibly utilizing the offset modulation effect and the characteristics of flexible configuration of the N-well potential in an integrated circuit, by isolating the influence of a slowly changing signal falling edge on a secondary inverter, the leakage current of the secondary inverter is reduced, and the low power consumption of the overall circuit is achieved.
Need to check novelty before this filing date? Find Prior Art

Citation Information

Patent Citations

  • Excitation type pulse generator

    CN101494449A

  • RFID clock extraction circuit with low power consumption

    CN106330423A