Neural network mixed precision quantization method and system for memristors
CN115310595BActive Publication Date: 2026-07-17NAT UNIV OF DEFENSE TECH
Patent Information
- Authority / Receiving Office
- CN · China
- Patent Type
- Patents(China)
- Current Assignee / Owner
- NAT UNIV OF DEFENSE TECH
- Filing Date
- 2022-08-11
- Publication Date
- 2026-07-17
AI Technical Summary
Technical Problem
此外,很难将高精度或全精度权重部署到具有有限电导状态的实际RRAM器件上
Benefits of technology
[0019]本发明实施例提供了忆阻器的神经网络混合精度量化方法和系统,包括:获取卷积核的个数,将卷积核的个数通过分组量化策略,得到最终输出;定义量化器的有符号均匀对称量化;根据量化器的有符号均匀对称量化,得到任意两个相邻量化级别之间的间隔;其中,间隔是通过阈值和位宽得到的;将阈值和位宽通过网络架构搜索算法,得到最优阈值和最优位宽;分析加速器下每个模块在量化位宽下的资源消耗,并纳入损失函数中;通过分组量化策略,可以根据交叉阵列尺寸灵活地动态调整组大小;量化器设计、网络架构搜索算法和交叉阵列感知的正则化器,可以获取识别率和资源消耗之间的权衡。
✦ Generated by Eureka AI based on patent content.
Smart Images

Figure CN115310595B_ABST
Abstract
The application provides a neural network mixed precision quantization method and system of a memristor, comprising: obtaining the number of convolution kernels, obtaining the final output through a grouping quantization strategy on the number of convolution kernels; defining a signed uniform symmetric quantization of a quantizer; obtaining the interval between any two adjacent quantization levels according to the signed uniform symmetric quantization of the quantizer; wherein the interval is obtained through a threshold value and a bit width; obtaining the optimal threshold value and the optimal bit width through a network architecture search algorithm; analyzing the resource consumption of each module under the quantization bit width under an accelerator, and incorporating it into a loss function; through the grouping quantization strategy, the group size can be dynamically adjusted flexibly according to the cross array size; the quantizer design, the network architecture search algorithm and the cross array-aware regularizer can obtain the trade-off between the recognition rate and the resource consumption.
Need to check novelty before this filing date? Find Prior Art